

# INSTRUCTION MANUAL

Serial Number \_\_\_\_\_

## **5A13N**

### **DIFFERENTIAL COMPARATOR**



5A13N Differential Comparator

# SECTION 2

## THEORY OF OPERATION

### Introduction

This section of the manual contains an electrical description of the circuits in the 5A13N Differential Comparator. Complete schematics and an overall block diagram of the unit are given on pullout pages at the rear of this manual.

### BLOCK DIAGRAM DESCRIPTION

When the DISPLAY button is pressed, a logic level is applied to the oscilloscope to enable 5A13N operation (switch function is limited to operation in a vertical compartment), and the front-panel readout lamp lights to indicate the ON mode.

Signals applied to the + and - input connectors can be passed directly to the attenuators (DC coupled) or they can be capacitively (AC) coupled to block the DC component of the signal. The GND switch disconnects the signals and applies a reference ground to the amplifier input; for AC-coupled signals, the coupling capacitor is allowed to pre-charge to the DC level of the signal, preventing a damaging current surge when the ground is removed.

The input attenuators are frequency-compensated voltage dividers. 1X attenuation is provided for the 1 mV to 50 mV positions of the VOLTS/DIV switch, and 100X attenuation is provided for the 0.1 V to 5 V positions.

The comparison voltage supply permits connecting either the + or the - input to an accurate voltage. The supply provides two ranges of comparison voltage, 0-1 V and 0-10 V, selectable in either positive or negative polarity from the front panel. The voltage is also made available to a front-panel jack for monitoring. Also, the ZERO  $V_c$  REF control permits grounding the amplifier inputs, to provide a reference.

The input source and emitter followers present a very high input impedance at the output of the attenuators. This stage incorporates circuitry to limit the common-mode and differential voltage dynamic ranges. The gain of this stage is approximately one.

The differential comparator amplifies the difference between the two inputs. The VOLTS/DIV switch changes the value of output collector-load resistors, thus providing

gains of 1, 2.5, and 5 for various deflection factors. A bootstrap supply and a feedback amplifier are incorporated to reject common-mode signals. An emitter follower output is provided for this stage, and the push-pull output signal is opposite in polarity to that applied to the inputs.

The 1X-10X gain-switching amplifier receives the differential signal from the differential comparator. The gain of this stage is changed by the VOLTS/DIV switch. An emitter follower output is provided for this stage also, and the push-pull output signal is in phase with the applied signal.

The output amplifier is operated push-pull, presenting a signal to the output terminals that is 180° out of phase with that applied to the 5A13N input. Emitter degeneration produced by the Variable Volts/Div control provides an uncalibrated deflection factor for the 5A13N. A positioning-current driver is connected across the output lines to alter the quiescent trace position.

A triggering signal is tapped from the output amplifier stage, amplified and made available to an associated time-base plug-in unit. Triggering signal amplitude is about 0.25 volt per displayed division.

### CIRCUIT DESCRIPTION

#### Plug-In Logic

When DISPLAY button S340 is pressed, a logic level is applied to the electronic switching circuit in the oscilloscope to enable plug-in operation. Power is applied to light the front-panel knob-skirt readout lamp, indicating the ON mode.

#### Input Coupling

Signals applied to the front-panel + and - input connectors may be capacitive coupled (AC), direct coupled (DC), or internally disconnected (GND). Input coupling is selected by means of two pushbutton switches at each input, S1A and S1B for the + input and S21A and S21B for the - input. When the AC button is pressed, a coupling capacitor (C1 or C21) is placed in the circuit to couple signals of about 2 hertz (-3 dB point) and higher to the attenuator. When the GND button is pressed, a ground reference is provided to the input of the amplifier without the need to remove the applied signal from the input

## Theory of Operation—5A13N

connector. When both the AC and GND buttons are pressed, the coupling capacitor can be pre-charged or discharged, protecting the circuit under test and the input circuit of the 5A13N from surge currents.

### Input Attenuator

The input attenuators are frequency-compensated voltage dividers that provide 100X attenuation in the 0.1-volt to 5-volt positions of the VOLTS/DIV switch. For DC and low-frequency signals, the dividers are essentially resistive (attenuation ratio determined by the resistance ratio). A low-frequency common-mode signal between the attenuators of the two inputs is balanced by adjustment of R10, LF CMR. At higher frequencies where the capacitive reactance becomes effective, the attenuation ratio is determined by the impedance ratio.

### Comparison Voltage

When either front-panel  $V_c$  button is pressed, the respective amplifier input stage is connected to an accurate comparison voltage. S50 permits either side of reference Zener VR50 to be tapped, providing either a positive or a negative comparison voltage. The comparison voltage is set to exactly 10 volts by adjustment of R54. S55 permits either of two ranges to be chosen, 0 to 10 volts, or 0 to 1 volt. Precise 10:1 voltage division is obtained by adjustment of R57. The exact amount of comparison voltage is dialed by the front-panel COMPARISON VOLTAGE control, R60. The comparison voltage is also available at front-panel  $V_c$  OUT jack J60 for monitoring. ZERO  $V_c$  REF switch S100 allows both amplifier input stages to be connected to ground, permitting the trace to be established as a zero reference.

### Input Source and Emitter Follower

The Input Source and Emitter Follower stage provides a very high input impedance to prevent loading the passive input circuit elements. The + and - sides are identical except for the balancing components; therefore, only the + side will be described. CR102 and Q109 provide input protection as well as providing a common-mode voltage limit. Q110A is an FET source follower which drives emitter follower Q115A. Q108-Q109 provides a constant-current source for this stage, and Q114A and Q117 provide a constant-current return. Q122 and CR123 provide bootstrapping to the Q115A collector, maintaining nearly constant voltage across the transistor. Gain of this stage is X1. Coarse and Fine Input Balance controls R112 and R212 permit matching the quiescent output voltages to the input gate voltages.

Under normal operating conditions, Q120 and Q220 are biased to pass the signals to the input of the comparator stage. These transistors function as disconnect switches if an overdrive signal causes conduction of the diodes between their bases.

## Differential Comparator

The Differential Comparator is composed of Q130A and Q140A connected in cascode on one side, and Q130B and Q140B connected in cascode on the other side. Q135 provides a current source for these transistors. The differential input signal is developed across R133 and R233, changing the conduction of the two halves of the amplifier. The output of this stage is a push-pull signal, opposite in polarity to that applied to the input. The gain of the stage is 1, 2.5, or 5, depending on the collector-load resistance selected by VOLTS/DIV switch S260.

A bootstrap supply and a feedback amplifier are incorporated to reject common-mode signals. A common-mode signal applied to the bases of Q130A and Q130B is sensed at the base of Q149, and then applied through emitter-follower action to the bases of Q140A and Q140B. The effect of this bootstrap supply is to maintain constant operating characteristics of the amplifier transistors. Q146 supplies a constant current to the bootstrap supply. Common-mode signals that reach the collectors of Q140A and Q140B are sensed by the base of Q158. Q155 and Q158 are connected as a paraphase amplifier, thus a signal in-phase with the common-mode signal is developed at the collector of Q155 and applied to the current-source transistor, Q135. This control of the current through the two halves of the amplifier helps to remove common-mode signals. Emitter follower Q143 maintains a constant voltage at the bases of Q146 and Q155.

The differential output signal is applied through emitter followers Q170A and Q170B to the 1X-10X Gain-Switching Amplifier. Voltage-limiting diodes are connected across the bases of the emitter followers to protect the transistors in the following stage and to ensure quick overdrive recovery.

### 1X-10X Gain-Switching Amplifier

The 1X-10X Gain-Switching Amplifier stage consists of push-pull amplifier Q190A-Q190B, grounded base amplifiers Q195 and Q295, and emitter followers Q300 and Q400. Q190A and Q190B are supplied by constant-current source transistor Q175. Conduction of the two halves of this amplifier is balanced by adjustment of R178, 1X-10X Bal. R180, Gain, permits adjustment of the emitter resistance, allowing the overall gain of the 5A13N to be adjusted to match the mainframe requirements. 1X-10X gain switching is achieved by changing the collector-load resistance of Q195 and Q295 with the VOLTS/DIV switch. Variable Balance control R194 is adjusted to minimize trace shift when the Variable Volts/Div control in the next stage is rotated. The output signal is passed through emitter followers Q300 and Q400.

### Output Amplifier

The Output Amplifier consists of push-pull amplifier Q310-Q410. The input to this stage is diode-protected.

Variable Volts/Div potentiometer R414 allows the gain of the 5A13N to be adjustable over a 2.5 to 1 ratio.

Q330 and Q430, connected across the output lines of the 5A13N, are positioning-current drivers. POSITION control R335 provides an adjustable change in the conduction of the transistors, which provide a current to sum with the Q310-Q410 currents, controlling the quiescent vertical position of the display. S337 and S339 allow capacitors to be switched in across the output lines to limit the amplifier bandwidth.


### Trigger Signal Amplifier


Differential amplifier Q320-Q420 receives the triggering signal from the emitters of Q310-Q410. The triggering signal is amplified and passed through emitter follower Q425, where it is made available to an associated time-base unit via output contact A4. The triggering signal is of the same polarity as that applied to the gate of Q110A, and has an amplitude of about 0.25 volt per displayed division.

### Vertical Switching and Readout

The VOLTS/DIV switch, S260, is made up of a series of cam lobes, which engage and disengage various contacts at different positions of the switch. The contacts that are engaged at any given position of the switch are shown by black dots on the switch logic diagram.


Either of two lamp bulbs located behind the knob skirt of the VOLTS/DIV switch lights the selected deflection factor to provide a direct readout. Normally DS342, which is physically located behind the upper left portion of the knob skirt, is lit. Connection of a readout-coded 10X probe to either input connector automatically changes the readout by a factor of 10 (i.e., turns off DS342 and lights DS347) to indicate the correction of probe attenuation. J1 and J21, the + and – INPUT connectors, have probe rings, allowing the 10X probe to apply a ground connection to the base of Q342. Q342 turns off, allowing Q347 to turn on, switching current from DS342 to DS347.





NOTE. COMPONENTS SHOWN WITH DASHED LINES ARE LOCATED ON BACK SIDE OF BOARD.

Fig. 4-1. Component location grid. See parts list for coordinates.



NOTE:  
SEE PARTS LIST FOR  
SEMICONDUCTOR TYPES


PART OF A1 MAIN BOARD


5A13N

INPUT CIRCUIT & V<sub>c</sub> SUPPLY

GRS 1171

5A13N





## TEXT CORRECTION

Page 1-6, Electrical Characteristics

CHANGE as follows:

POSITION RANGE. + and - approximately 8 divisions from graticule center.

INTERNAL COMPARISON VOLTAGE. Ranges, 0 V to  $\pm 10$  V, and 0 V to  $\pm 1$  V. Accuracy, within 0.2 % of dial setting plus 5 mV from  $\pm 1$  V to  $\pm 10$  V; within 0.2 % of dial setting plus 1 mV from  $\pm 25$  mV to  $\pm 1$  V on the 0 V to  $\pm 1$  V range. Electrical zero is 0.5 mV or less; mechanical zero is 0.25 minor divisions or less.

## ELECTRICAL PARTS LIST AND SCHEMATIC CORRECTION

## MAIN Circuit Board Assembly

CHANGE TO:

C184	281-0605-00	200 pF, Cer, 500 V		
C314	281-0602-00	68 pF, Cer, 500 V, 5%		
R101	315-0104-00	100 k $\Omega$	1/4 W	5%
R182	321-0157-00	422 $\Omega$	1/8 W	1%
R201	315-0104-00	100 k $\Omega$	1/4 W	5%
R315	316-0273-00	27 k $\Omega$	1/4 W	10%
R415	315-0182-00	1.8 k $\Omega$	1/4 W	5%

ADD:

C323	281-0524-00	150 pF, Cer, 500 V		
------	-------------	--------------------	--	--

## ELECTRICAL CHARACTERISTICS

**DEFLECTION FACTOR.** 1 mV/div to 5 V/div. 12 calibrated steps in a 1-2-5 sequence. Accuracy is within 2%. Uncalibrated variable is continuous between steps; its minimum ratio extends deflection factor to at least 12.5 V/div.

**FREQUENCY RESPONSE** (6 Division Reference). For DC-coupled input, overall bandwidth is DC to 2 MHz. AC-coupled input lower bandwidth frequency is 2 Hz or less at  $-3$  dB. 10 kHz bandwidth mode, DC to 10 kHz within 2 kHz.

**STEP RESPONSE** (6 Division Reference). For either AC or DC coupled input risetime is 165 nanoseconds or less for all deflection factors.

**INPUT R AND C.** 1 M $\Omega$  paralleled by about 51 pF. Time constant normalized for 51 microseconds, within 3% between channels.

**MAXIMUM SAFE INPUT VOLTAGES.** For DC-coupled input,  $\pm 350$  V (DC + peak AC, 1 kHz or less). For AC-coupled input, 350 VDC.

**MAXIMUM INPUT GATE CURRENT.** 100 picoamperes or less at  $+25^{\circ}\text{C}$ .

**COMMON-MODE SIGNAL RANGE.** For deflection factors 1 mV/div to 50 mV/div, at least + and  $- 15$  V; for 0.1 V/div to 5 V/div, at least + and  $- 350$  V.

**OVERDRIVE RECOVERY.** 1  $\mu\text{s}$  to recover to within 3.0 mV, and 0.1 ms to recover to within 1.5 mV after removal of signal between  $\pm 15$  V.

**COMMON-MODE REJECTION RATIO.** At least 10,000:1, DC to 10 kHz at 1 mV/div to 50 mV/div DC coupled, with up to 20-volt peak-to-peak sine wave, decreasing to 100:1 at 1 MHz. At least 400:1, DC to 10 kHz at 0.1 V/div to 5 V/div DC coupled, with up to 100-volt peak-to-peak sine wave, decreasing to 40:1 at 1 MHz. For frequencies above 5 kHz AC coupled, CMRR is the same as stated for DC coupled. Below 5 kHz AC coupled, CMRR decreases to 400:1 at 10 Hz.

**POSITION RANGE.** At least + and  $- 8$  divisions from graticule center.

**INTERNAL COMPARISON VOLTAGE.** Ranges, 0 V to  $\pm 10$  V and 0 V to  $\pm 1$  V. Accuracy, within 0.2% of dial setting plus 0.05% of full scale. Electrical zero is 0.5 mV or less, mechanical zero is 0.25 minor dial divisions or less.

**COMPARISON VOLTAGE OUTPUT JACK.**  $V_C$  OUT resistance is 15 k $\Omega$   $\pm 5$  k $\Omega$ , electrical zero is 0.5 mV or less.