INSTRUCTION MANUAL

Serial Number B060624

TYPE 576 CURVE-TRACER

Tektronix, Inc.
S.W. Millikan Way ● P. O. Box 500 ● Beaverton, Oregon 97005 ● Phone 644-0161 ● Cables: Tektro



Fig. 1-1. Type 576 Curve Tracer.

SECTION 1
SPECIFICATION

Change information, if any, affecting this section will be found at the rear of the manual.

The Type 576 Curve Tracer is a dynamic semiconductor tester which allows display and measurement of characteristic curves of a variety of two and three terminal devices including bipolar transistors, field effect transistors, MOSFETs, silicon controlled rectifiers and unijunction transistors. A variety of possible measurements is available using either grounded emitter or grounded base configurations. The instrument has available either an AC or a DC collector supply voltage ranging from 0 to ±1500 volts. The step generator produces either current or voltage steps. Step generator outputs range from 5 nA in the current mode, and from 5 mV to 40 V in the voltage mode. The steps may also be produced as short duration pulses. Calibrated step offset allows offsetting the step generator output either positive or negative. The vertical display amplifier measures either collector current or leakage current with a maximum deflection factor of 1 nA/division when making a leakage measurement. The horizontal display amplifier allows measurement of both collector and base voltage.

The following electrical and environmental characteristics are valid for instruments operated at an ambient temperature of from 0° C to +50° C after an initial warmup period of 5 minutes, when previously calibrated at a temperature of +25° C, ±5° C. Section 5, Performance Check and Calibration Procedure, gives a procedure for checking and adjusting the Type 576 with respect to the following specification.

TABLE 1-1
ELECTRICAL CHARACTERISTICS

Characteristic	Performance			
Collector Supply				
Sweep Modes	Normal mode: AC (at line frequency); positive-or negative-going full wave rectified AC. DC mode: positive or negative DC.			
DC Mode Ripple	No-load: 2% or less of voltage, or 0.1% or less of full range voltage.			
Voltages Accuracy	Peak open circuit voltages on all ranges within +35% and −5%.			
Ranges	15 V	75 V	350 V	1500 V
Maximum Peak Current (Normal Mode)	10 A	2 A	0.5 A	0.1 A
Peak Current (Step Generator in Pulsed Steps Mode)	At least 20 A	At least 4 A	At least 1 A	At least 0.2 A
Minimum Series Resistance	0.3 Ω	6.5 Ω	140 Ω	3 kΩ
Maximum Series Resistance	65 kΩ	1.4 MΩ	6.5 MΩ	6.5 MΩ
Series Resistance Available	0.3 Ω, 1.4 Ω, 6.5 Ω, 30 Ω, 140 Ω, 650 Ω, 3 kΩ, 14 kΩ, 65 kΩ, 300 kΩ, 1.4 MΩ and 6.5 MΩ, all within 5% or 0.1 Ω.			
Peak Power Watts Settings	0.1 W, 0.5 W, 2.2 W, 10 W, 50 W and 220 W, all within 25%.			
Safety Interlock	When MAX PEAK VOLTS switch is set to either 75, 350 or 1500, a protective box must be in place over test terminals and its lid closed before voltage can be applied. Amber light on indicates interlock is open. Red light on indicates voltage is being applied to test terminals.			
Looping Compensation	Cancels stray capacitance between collector test terminal and ground in Standard Test Fixture and all Standard Test Fixture Accessories.			
Step Generator				
Accuracy (Current or Voltage Steps, Including Offset)				
Incremental Accuracy	Within 5% between any two steps, without .1X STEP MULT button pressed; within 10% with .1X STEP MULT button pressed.			

Absolute Accuracy	Within 2% of total output, including any amount of offset, or 1% of AMPLITUDE switch setting, whichever is greater.
Step (Current or Voltage) Amplitudes	One times or 0.1 times (with .1X STEP MULT button pressed) the AMPLITUDE switch setting.
OFFSET MULT Range	Continuously variable from 0 to 10 times AMPLITUDE switch setting, either aiding or opposing the step generator polarity.
Current Mode	
AMPLITUDE Switch Range	200 mA to 50 nA, in 1-2-5 sequence.
Maximum Current (Steps and Aiding Offset)	20 times AMPLITUDE switch setting, except 10 times switch setting when switch is set to 200 mA, and 15 times switch setting when the switch is set to 100 mA.
Maximum Voltage (Steps and Aiding Offset)	At least 10 V.
Maximum Opposing Offset Current	10 times AMPLITUDE switch setting, or between 10 mA and 20 mA.
Maximum Opposing Voltage	Between 1 V and 3 V.
Ripple Plus Noise	0.5% or less of AMPLITUDE switch setting or 2 nA, peak to peak.
Voltage Mode	
AMPLITUDE Switch Range	2 V to 50 mV, in 1-2-5 sequence.
Maximum Voltage (Steps and Aiding Offset)	20 times AMPLITUDE switch setting.
Maximum Current (Steps and Aiding Offset)	At least 2 A at 10 V or less, derating linearly to 10 mA at 40 V.
Short Circuit Current Limiting (Steps and Aiding Offset)	20 mA, 100 mA, 500 mA and 2 A, all within +40% –0%, as selected by CURRENT LIMIT switch.
Maximum Opposing Offset Voltage	10 times AMPLITUDE switch setting.
Maximum Opposing Current	Limited between 10 mA and 20 mA
Ripple Plus Noise	0.5% or less of AMPLITUDE switch setting, or 2 mV, peak to peak.
Step Rates	(Front panel RATE button labels in parentheses.) 1 times (.5X), 2 times (NORM) and 4 times (2X) line frequency. Steps occur at zero collector voltage when .5X or NORM RATE buttons are pressed, and also at peak voltage when 2X RATE button is pressed. Steps occur at collector voltage peak when .5X and NORM RATE buttons are pressed together.
Pulsed Steps	Pulsed steps 80 µs or 300 µs wide within +20%, –5% produced whenever one of the PULSED STEPS buttons is pressed. Pulsed steps can be produced only at normal and .5 times normal rates. Collector Supply mode automatically becomes DC when either the 80 µs PULSED STEPS buttons are pressed unless POLARITY switch is set to AC. If both 80 µs and 300 µs PULSED STEPS buttons are pressed together, 300 µs pulsed steps are produced, but collector supply mode does not change.
Steps and Offset Polarity	Corresponds with collector supply polarity (positive going when POLARITY switch is set to AC) when the POLARITY INVERT button is released. Is opposite collector supply polarity (negative-going in AC) when either the POLARITY INVERT button is pressed or the Lead Selector switch is set to BASE GROUNDED. If Lead Selector switch is set to BASE GROUNDED, POLARITY INVERT button has no effect on steps and offset polarity.

Step Families	Repetitive families of characteristic curves generated with REP STEP FAMILY button pressed. Single family of characteristic curves generated each time SINGLE STEP FAMILY button is pressed.
Number of Steps	Ranges from 1 to 10 as selected by the NUMBER OF STEPS switch. For zero steps, press SINGLE STEP FAMILY button.

Display Amplifiers

Display Accuracies (%of Highest On-Screen Value)	Display magnified (DISPLAY OFFSET Selector switch set to either VERT X10 or HORIZ X10 and offset between			Display Unmagnified
	100 and 40 divisions	35 and 15 divisions	10 and 0 divisions	
Normal and DC Collector Supply Modes				
Vertical Collector Current	2%	3%	4%	3%
External Vertical (Through Interface)	2%	3%	4%	3%
Horizontal Collector Volts	2%	3%	4%	3%
Horizontal Base Volts	2%	3%	4%	3%
External Horizontal (Through Interface)	2%	3%	4%	3%
Leakage Collector Supply Mode				
Vertical Emitter Current (VERTICAL Switch set between 10 nA and 2 mA)	2% ±1 nA	3% ±1 nA	4% ±1 nA	3% ±1 nA
Vertical Emitter Current (VERTICAL Switch set to 5 nA, 2 nA or 1 nA)	Not Applicable			5% ±1 nA
Horizontal Collector or Base Volts VERTICAL Switch set to 1 μA or more	2%	3%	4%	3%
100 nA, 10 nA or 1 nA	Not Applicable			3% + 0.025 V for each vertical division of deflection on the CRT
500 nA, 50 nA or 5 nA	Not Applicable			3% plus 0.125 for each vertitical division of deflection on the CRT
200 nA, 20 nA or 2 nA	Not Applicable			3% plus 0.050 for each vertical division of deflection on the CRT
Step Generator Display				
Vertical Step Generator	3%	4%	5%	4%
Horizontal Step Generator	3%	4%	5%	4%
Deflection Factors Vertical Collector Current	1 μA/division to 2 A/division in 1-2-5 sequence.			

Emitter Current	1 nA/division to 2 mA/division in 1-2-5 sequence.
Step Generator	1 step/division.
Horizontal	
Collector Volts	50 mV/division to 200 V/division in 1-2-5 sequence
Base Volts	50 mV/division to 2 V/division in 1 2 5 sequence.
Input Impedance	At least 100 MΩ with HORIZONTAL switch set to 50 mV, 100 mV and 200 mV BASE; 1 MΩ within 2% with switch set to .5 V, 1 V and
Step Generator	1 step/division

Displayed Noise Vertical	MAX PEAK VOLTS Switch			
	15	75	350	1500
COLLECTOR	0.2 μA	0.5 μA	1 μA	2 μA
EMITTER	0.1 nA	0.2 nA	0.5 nA	1 nA

Horizontal	1% or less, or 3 mV peak to peak.
Calibration Check	With DISPLAY OFFSET Selector switch set to NORM (OFF), spot is deflected 10 divisions both vertically and horizontally within 1.5% whenever the CAL button is pressed. With DISPLAY OFFSET Selector switch set to X10 MAGNIFIER (either axis) the calibration spot is within 0.5% of zero spot (previously set to CRT graticule center) when CAL button is pressed.
Vertical and Horizontal Position Controls	Coarse positioning in 5 division increments within 0.1 division; continuous fine positioning over at least 5 divisions for each coarse position.
Display Offset	Vertical or Horizontal offset of display centerline value up to 10 divisions in 21 half division steps.

CRT and Readout

CRT	
Type	Electrostatic deflection.
Screen Size	Calibrated area of 10 divisions by 10 divisions; 12 usable divisions horizontally (1 division equals 1 cm).
Readouts	Automatic digitally lighted display. Readout is automatically blanked if readings would be outside the available ranges or would give erroneous display.
PER VERT DIV	1 nA to 20 A calculated from VERTICAL switch settings, DISPLAY OFFSET Selector switch settings, MODE switch settings (or X10 Vertical Interface Input).
PER HORIZ DIV	5 mV to 200 V calculated from HORIZONTAL switch setting and DISPLAY OFFSET Selector switch setting.
PER STEPS	5 nA to 2A and 5 mV to 20 V calculated from AMPLITUDE switch setting and .1X STEP MULT button position (or X10 Step Interface Input).
β or g_m PER DIV	1 μ to 500 k calculated from VERTICAL switch setting, DISPLAY OFFSET Selector switch setting, AMPLITUDE switch setting, .1X STEP MULT button position, X10 Vertical Interface Input and X10 Step Interface Input.

Power Requirements

Power Connection	This instrument is designed for operation from a power source with its neutral at or near ground (earth) potential. It is not intended for operation from two phases of a multi-phase system, or across the legs of a single-phase, three wire system.

	It is provided with a three-wire power cord with a three-terminal polarized plug for connection to the power source. The third wire is directly connected to the instrument frame, and is intended to ground the instrument to protect operating personnel, as recommended by national and international safety codes.	
Line Voltage Ranges	230 VAC	115 VAC
Low	90 V to 110 V	180 V to 220 V
Medium	104 V to 126 V	208 V to 252 V
High	112 V to 136 V	224 V to 272 V
Line Frequency Range	48 to 66 Hz	
Maximum Power Consumption at 115 VAC, 60 Hz	305 W, 3.2 A	

Table 1-2
ENVIRONMENTAL CHARACTERISTICS

Characteristic	Information
Temperature	
Nonoperating	−40°C to +65°C
Useful Operation	0°C to +50°C
Specified Operation	+10°C to +40°C
Altitude	
Nonoperating	To 50,000 feet
Operating	To 10,000 feet
Vibration	
Operating	15 minutes along each axis at 0.015 inch with frequency varied from 10-50-10 c/s in 1-minute cycles. Three minutes at any resonant point or at 50 c/s.
Shock	
Nonoperating	30 g's, 1/2 sine, 11 ms duration, 1 shock per axis. Total of 6 shocks
Transportation	12 inch package drop. Qualified under the National Safe Transit Committee test procedure 1A.

TABLE 1-3
MECHANICAL CHARACTERISTICS

Characteristic	Description
Dimensions	
Height	15 inches
Width	11 1/2 inches
Depth	23 inches
Weight	69 lbs.
Finish	
Front Panel (Type 576 and Standard Test Fixture)	Anodized Aluminum
Cabinet	Blue vinyl painted aluminum
Trim and Rear Panel	Satin finished chrome

SECTION 3
CIRCUIT DESCRIPTION

Change information, if any, affecting this section will be found at the rear of this manual.

General

This discussion of the Type 576 internal operation is divided into two parts: Block diagram description and circuit description. The block diagram description discusses the functions of the major circuits within the instrument, using the overall block diagram. The circuit description provides a detailed description of all the major circuits and the signal switching within the instrument.

It is suggested that the block diagrams and schematics which have been included in this manual be referred to while reading this circuit description. Individual block diagrams and simplified schematics of most of the major circuits and signal switching accompany the text of this section. An overall block diagram of the instrument, showing all the major circuits and a simplified version of the signal switching, is provided in the diagrams section at the back of the manual. Also in the diagrams section are complete schematics of all the circuitry within the Type 576 which include component part numbers and values.

BLOCK DIAGRAM DESCRIPTION

The Type 576 is a dynamic semiconductor tester which displays and allows measurement of semiconductor characteristics obtained under simulated operating conditions. The collector supply circuit and the step generator produce operating voltages and currents which are applied to the device under test. The display amplifiers measure the effects of these applied conditions. The tests result in curves of transistor, diode, and other semiconductor device characteristics traced on the face of a CRT.

The collector supply circuit produces full-wave rectified sine waves which may be either positive-going or negative-going or unrectified sine waves, depending on the position of the POLARITY switch. The amplitude of the signal can be varied from 0 to 1500 volts as determined by the MAX PEAK VOLTS switch and the VARIABLE COLLECTOR SUPPLY control. The Collector Supply output is applied to the collector (or equivalent) terminal of the device under test.

The step generator produces ascending steps of current or voltage at a normal rate of one step for each half-sine wave of the collector supply. The amount of current or voltage per step is controlled by the AMPLITUDE switch and the total number of steps is controlled by the NUMBER OF STEPS switch. The Step Generator output may be applied to either the base or the emitter (or equivalent) terminals of the device under test.

The display amplifiers are connected to the device under test. These amplifiers measure the effects of the collector supply and the step generator on the device under test, amplify the measurements, and apply the resulting voltages to the deflection plates of the CRT. The sensitivities of these amplifiers are controlled by the VERTICAL CURRENT/DIV switch and the HORIZONTAL VOLTS/DIV switch.

CIRCUIT DESCRIPTION

The following discussion provides a detailed circuit description of all the major circuits within the Type 576 and the Standard Test Fixture. This description explains the operation of the various circuits within the instrument, and the voltages and waveforms which can be expected from them. Discussion of basic electronics and simple electronic circuits will be kept at a minimum.

Collector Supply

The collector supply circuit produces an unrectified sine wave or a full-wave rectified sine wave with a peak amplitude which may be varied from 0 to 1500 volts peak in four ranges. The initial voltage for the collector supply comes from variable autotransformer T300 (see Fig. 3-1) which has a source voltage of 115 volts AC. The output of T300 is connected to the primary of sweep transformer T301 and is controlled by the VARIABLE COLLECTOR SUPPLY VOLTS control and varies from 0 to 115 volts. The MAX PEAK VOLTS switch allows the choice of four collector sweep voltage ranges by choosing pairs of transformer taps from the secondary of T301. The voltage from these taps is rectified by one of two diode bridge rectifier assemblies: the 500 volt assembly for the 15, 75 and 350 volt ranges and the 2 kilovolt assembly for the 1500 volt range.

The 500 volt rectifier assembly is used either as a center tapped full-wave rectifier or a bridge rectifier depending on the connection of the current return input to the collector supply. The current return comes from the non-grounded side of the current sensing resistor. Since the voltage level of the current return input is dependent on the current flowing through the current sensing resistor, the collector supply can be considered to be floating. For the 15 volt or 75 volt ranges, the current return is connected to the center tap of the sweep transformer secondary. In this case only two diodes of the 500 volt rectifier assembly are used as a full-wave rectifier. For the 350 volt range, the current return goes to the bridge rather than the center tap of the transformer. In this case, the whole 500 volt rectifier



Fig. 3-1. Simplified schematic of collector supply circuit.

assembly is used for rectification. Operation in the 1500 volt range is similar to operation in the 350 volt range except that the 2 kilovolt bridge is used for rectification.

The POLARITY switch (see the Collector Supply schematic) allows the choice of three different sweep outputs from the collector supply by changing the output connections on the rectifier bridges. The possible outputs are positive-going +(NPN) or negative-going −(PNP) full-wave rectified sine waves or unrectified sine waves (AC). In all cases the peak amplitude of the collector sweep is controlled by the VARIABLE COLLECTOR SUPPLY control and the MAX PEAK VOLTS switch.

The MODE switch allows the choice of two different Collector Supply outputs: the normal collector sweep as has been previously mentioned and a DC collector voltage output. When the MODE switch is set to DC (ANTILOOP) or LEAKAGE (EMITTER CURRENT) the MAX PEAK VOLTS switch picks one of four resistor-capacitor combinations which is connected between the collector sweep output and the current return input. The purpose of these capacitors is to hold the collector sweep voltage at a constant DC level set by the VARIABLE COLLECTOR SUPPLY control. This holding is done by charging the capacitor up to maximum peak voltage as set by the VARIABLE COLLECTOR SUPPLY control and keeping them charged with the repetitive collector sweep. The result of charging these holding capacitors is a dot on the CRT rather than the normal sweep.

In series with the collector sweep are series resistors R345 through R355. The interconnected MAX PEAK VOLTS and PEAK POWER WATTS switches add these resistors in series according to the amount of peak collector current desired. The amount of this current is determined by the maximum power dissipation rating of the device under test.

Looping

There is a certain amount of non-discrete capacitance associated with the collector supply which causes an effect known as looping. Part of this undesired capacitance is stray capacitance, which provides an AC current path between the collector supply and chassis ground. The transformer and the guard box also exhibit some undesired capacitance between the guard box potential (common return point connected to guard box) and chassis ground. Fig. 3-2A shows that these two capacitances form a divider for AC current, the center of the divider being connected to the vertical amplifier.

During transitions of the collector sweep, some current will be transmitted by this undesired capacitance, bypassing the device under test. This current, however, is sensed by the vertical amplifier along with the collector current and causes the reading of collector current on the CRT to be incorrect. When the collector sweep rises, the undesired current will start positive and decrease to zero as the collector sweep reaches its peak. As the sweep falls, the stray current



Fig. 3-2. (A) Undesired capacitance causing looping; (B) Looping compensation.

will go negative. The result on the CRT is a loop instead of a single line to represent the curve of I_C vs V_{CE}.

Looping Compensation

The LOOPING COMPENSATION adjustment, C343 (see Fig. 3-2B and the Collector Supply schematic), H.F. NOISE REJECTION adjustment C341 and R414 through R418 (see the Display Sensitivity Switching schematic) have been added to the circuitry as compensation for the stray and guard box capacitance previously discussed. In general, these adjustments will not compensate for device capacitance. This added capacitance forms a new capacitive divider which transmits AC current to the vertical amplifier in opposition to the current transmitted by the undesired capacitance. This opposing current, therefore, nulls the effect of the undesired capacitance which causes looping. In adjusting these added capacitors, C343 is adjusted to compensate for looping current transmitted from the collector sweep to ground, and C341 is adjusted to compensate for high frequency noise coming in on the line.

Another source of looping current is unbalance in the sweep transformer. As has been discussed in the collector supply circuit description, the sweep transformer is sometimes used in a full-wave rectifier arrangement. This method of transformer operation requires that the transformer be balanced about the center tap. LOOPING BALANCE adjustment C301 is adjusted to equalize the capacitance on both sides of the transformer center tap.

When the transformer is used in bridge operation, the voltage at one end is held essentially constant, and the transformer operates unbalanced. In this case, the transformer capacitance is added to the stray capacitance found between the Collector Supply and ground. 350 V and 1500 V LOOPING COMP adjustment C339 has been added between the transformer center tap and the junction of C343 and C341, for bridge operation of the Collector Supply to compensate for unbalanced operation of the transformer.

Interlock

The Type 576 has an interlock system designed to protect the user of the instrument from potentially dangerous voltages which may appear at the Collector terminals of the Standard Test Fixture. Fig. 3-3A shows a simplified schematic (see Collector Supply schematic for complete circuit) of this system.

Coil K323 enables or disables the Collector Supply output through K323-B, enabling it when the coil is energized. The coil is always energized when the MAX PEAK VOLTS switch is set to 15. When this switch is set to the 75, 350 or 1500 positions, one side of the coil is opened and the Collector Supply is disabled. The yellow COLLECTOR SUPPLY VOLTAGE DISABLED light is turned on through K323-A. In order to enable the Collector Supply under these conditions, the Protective Box must be put in place on the Standard Test Fixture and the lid closed. With the lid closed, High Voltage Interlock switch SW360 is closed and +12.5 volts is applied through the red DANGEROUS VOLTAGE light, B360, to coil K323, thus enabling the Collector Supply. With the coil now activated, the COLLECTOR SUPPLY VOLTAGE DISABLED light is turned off.

This interlock may be bypassed on the 75 or the 75 and 350 positions of the MAX PEAK VOLTS switch by reconnecting the wire connected to pin 1 of J300 to one of

two alternate positions, labeled 75 and 350 in Fig. 3-3A. Changing the connection of this wire allows +12.5 volts to be applied to K323 through B360 regardless of the state of High Voltage Interlock switch SW360. The DANGEROUS VOLTAGE light is turned on in the 75, 350 and 1500 positions of the MAX PEAK VOLTS switch even if the interlock has been bypassed. If B360 were to burn out, the collector supply would be automatically disabled.

The interlock system may also be modified for use in all positions of the MAX PEAK VOLTS switch. This modification may be performed by removing the ground from the 15 V position of wafer 1R and connecting this position to the 75 V position of 1R. This wiring change makes it necessary to close SW360 (using the protective box) in order to activate K323 and enable the collector supply voltage.

These alternate connections are located on wafer 1F and 1R of the MAX PEAK VOLTS switch, inside the guard box on the left of the instrument. Fig. 3-3B shows a picture of this wafer and labels the alternate connections. The bypass modification is performed by soldering a jumper wire between terminals 1F19 and 1F20 (75 bypass) or between terminals 1F19 and 1F2 (75 and 350 bypass). To modify the interlock system for use on all maximum peak voltage ranges, unsolder the existing jumper wire connected between terminals 1R17 and 1R1, from 1R17 and resolder it to the buss wire connected to terminal 1R3. In unsoldering the jumper wire from terminal 1R17, be sure the white wire remains soldered to the terminal.

WARNING

The Type 576 is considered safe as shipped. Any modification of the interlock system in order to override its purpose of protecting operators from dangerous voltages, will make operation of the instrument potentially hazardous. Operators of the instrument should always be aware of the fact that when the red light is on dangerous voltages may appear at the Collector terminals.



Fig. 3-3. (A) Simplified schematic of interlock circuit, (B) picture of wafer IF and IR of MAX PEAK VOLTS switch located inside guard box.



Fig. 3-4. Logic diagram, Pulse Timing chart for Step Generator Clock circuit.

Step Generator

The purpose of the step generator is to present a discrete level of current or voltage to the base or emitter (or equivalent terminals) of the device under test for each sweep, or change of direction of sweep, of the collector supply. These discrete levels are generated in the form of ascending steps which have a calibrated current or voltage separation.

The step generator circuit consists of four major sections: the clock, the counter, the digital-to-analog converter, and the pulsed steps operation section. The clock circuit produces negative-going clock pulses which determine the rate and phase, with respect to the collector supply, of the Step Generator output. The counter circuit counts these clock pulses and transforms each count into a digital code which controls the digital-to-analog converter. The digital-to-analog converter transforms the digital code into analog current which is summed at a current summing node and transmitted to the step amplifier. The pulsed steps operation circuit provides a variation of the Step Generator output where short duration pulsed steps rather than normal steps are generated.

Logic. The clock circuit, the counter circuit and a portion of the digital-to-analog circuit are digital circuits which make use of transistors and integrated circuits in digital configurations. The most convenient method of describing and understanding digital circuitry is through a logic description rather than a detailed circuit description. In order to make this description understandable by a wider range of readers, a simplified logic description, using high and low rather than true and false, has been utilized. A knowledge of basic logic symbols (NAND gates, NOR gates, flip-flops, etc.) and truth tables will help in understanding this description.

Simplified schematics of these circuits are shown in Figs. 3-4, 3-5 and 3-6. Also included in these figures are truth tables and some internal logic diagrams for the logic devices used. Pertinent logic level information for these logic devices is shown in blue on the Step Generator schematic. Familiarity with the logic symbols and related truth tables of these logic devices will greatly aid in understanding the following description.[1]

Clock. Sine waves produced at line frequency by transformer T701 provide the timing source for the clock (see the Step Generator schematic). Transformer T701, steering diodes D1-D2 and D10-D11, and trigger generators U3A-U3B and U3C-U3D operate together to produce low level pulses at the inputs of U22A. Using U3A-U3B as an example, each time the transformer voltage at the anode of D1 crosses zero going negative, D1 will turn off and D2 will turn on. When D2 is conducting, the voltage at the pin 1 input of U3A is held at a low voltage level. Since the other input to U3A, pin 2, is held at a high voltage level by voltage divider R4-R5, this low causes a high to appear at the output of U3A (see truth table for NOR gate shown in Fig. 3-4). This high is inverted by U3B and the resulting low is applied to the pin 1 input of U22A. This low output produced by the trigger generation continues until C5 charges to a high voltage level as determined by divider R4-R5. When the voltage at D1 crosses through zero going positive, D1 turns on and D2 turns off. With D2 off, both inputs to U3A are high, the output goes low and the output of U3B goes high. This is the quiescent state of the trigger generator. Trigger generator U3D-U3C operates the same as U3B-U3A except that the additional input at pin 9 of U3C allows the trigger generator to be inhibited when a low is applied to it.

Since Transformer T701 (see Fig. 3-4) is center tapped, the voltages at its outputs are equal and opposite. Since the two trigger generators are triggered by T701, they operate in opposite phase, producing alternate low level pulses at their outputs. Since T701 is in phase with the Collector Supply output, a pulse is generated by one of the trigger generators at the start of each collector sweep (assuming +NPN or −PNP polarity). ZERO CROSS adjustment R8 allows adjustment of trigger level of trigger generators.

With the NORM RATE button pressed, low pulses from the trigger generator are inverted to U22A and transmitted to norm pulse gate U22B. The pin 5 input to U22B is normally held high. A high at its other input, therefore, produces a low at its output. This low is applied to U22C, which produces a high level clock pulse to be applied to the counter circuit. With the NORM RATE button pressed, the rate of production of clock pulses (and therefore the step generator rate) is 120 pulses/second (assuming a 60 Hz line frequency) which is the normal collector supply rate.

High level output pulses from U22A are also applied to the base of Q23 (shown on the Step Generator schematic), the input to the delay circuit. This circuit generates clock pulses at the normal rate, but delayed (with respect to the start of each normal clock pulse) by a delay time equal to half the time duration between normal clock pulses. This delay circuit is triggered each time a high is produced at the output of U22A. This high turns on Q23, and pulls down on the base of Q30, turning it off. Since Q23 is pulling down on one side of C26, the other side begins charging. It continues to charge until a high enough voltage is reached to again turn on Q30. When Q30 turns on, a low level is produced at its collector, which is differentiated by C33 and R33 into a negative-going spike and applied to the input of inverter U33A. The result of this low at the input of U33A is a high at its output, and thus a high-level delayed pulse at the pin 13 input of U22D. The delay time of the half-step delay circuit is controlled by DELAY adjust-

[1] **The schematics and block diagrams in this manual which involve digital logic are drawn in terms of negative logic. In negative logic, the true state is the more negative of the two logic levels and the false state is the more positive. The small circles on some of the input or output terminals of the logic symbols indicate a logic negation. Any terminal having a logic negation symbol on it will be at a false level when the related device is in its activated state. For further information see USA Standard Y32.14 1962.**



Fig. 3-5. Block diagram of counter and reset logic.

ment R24, which controls the charge time of C26. R24 is adjusted for a delay time equal to half the duration of a normal step (about 4167 μs). Delayed clock pulses, therefore, occur coincident with the peak of the Collector Supply output. SW27 lengthens the delay time of this circuit to 5000 μs when T701 is operated with a 50 Hz line frequency.

The clock circuit has two sources of clock pulses, the output of U22A and the output of the delay circuit. The various step generator rates are produced by inhibiting some of the clock pulses from these two sources from being summed by U22C. Three devices control the transmission of clock pulses through the circuit: Trig Gen Gate U20C, Norm Pulse Gate U22B and Delayed Pulse Gate U22D.

When the NORM RATE button is pressed, pin 9 of U3C is held high, enabling trigger generator U3D-U3C. A high is also applied to pin 5 of U22B, allowing the clock pulses from U22A to be transmitted to pin 9 of U22C. A low is applied to pin 12 of U22D, inhibiting the delayed clock pulse. When the .5X RATE button is pressed, the circuit operates as described for normal operation except that both inputs of U20C are held high, which holds pin 9 of U3C low and inhibits trigger generator U3C-U3D. The result is a step generator rate of half the normal rate, 60 steps/second (assuming a 60 Hz line frequency). Pressing the 2X RATE button causes normal operation of the circuit, except that a high is applied to pin 12 of U22D, allowing the delayed clock pulses to be applied to pin 10 of U22C. The step generator rate in this case is 240 steps/second. When both the 2X RATE and the .5X RATE buttons are pressed, the normal clock pulses are inhibited by a low at pin 5 of U22B and the delayed clock pulses are transmitted to U22C. In this case the Step Generator rate is normal, but the steps occur out of phase with the normal steps by the delay time of the delay circuit.

Counter. When the clock circuit generates a clock pulse, it is counted by the counter (see Fig. 3-5). The counter counts clock pulses until it reaches a preset number, then resets and begins counting again. Each time the counter counts, it changes a four-bit binary code which is applied to the digital-to-analog converter.

U70 is a divide-by-16 counter with the outputs of all four of its internal flip-flops utilized (see Fig. 3-5). A negative pulse at the pin 14 input of U70 causes a count to be recorded by the flip-flops. In recording a count, the flip-flops assume high or low states according to a 1-2-4-8 binary code. A high state represents the presents of either a 1, 2, 4 or 8. A low state represents a 0. Output terminals 12, 9, 8 and 11 of U70 represent 1, 2, 4 and 8 respectively. By connecting pin 8 and pin 11 of U70 to U72D through inverters, the 1-2-4-8 code of the U70 outputs is modified to a 1-2-4-4 code. The truth table in Table 3-1 shows the state of each modified counter output for successive counts counted by U70 up to 11. Whenever U70 is reset, it returns to the zero count state with lows on all the outputs.

TABLE 3-1

Normal and Modified Counter Output Codes

Count	Normal Code				Modified Code			
	Pins on U70				Pins on U70			U72D
	12	9	8	11	12	9	11	11
0	L	L	L	L	L	L	L	L
1	H	L	L	L	H	L	L	L
2	L	H	L	L	L	H	L	L
3	H	H	L	L	H	H	L	L
4	L	L	H	L	L	L	H	L
5	H	L	H	L	H	L	H	L
6	L	H	H	L	L	H	H	L
7	H	H	H	L	H	H	H	L
8	L	L	L	H	L	L	H	H
9	H	L	L	H	H	L	H	H
10	L	H	L	H	L	H	H	H
11	H	H	L	H	H	H	H	H

The counter may be reset after from 1 to 10 steps have been produced. The NUMBER OF STEPS switch determines on which clock pulse the counter is reset. This switch presets the inputs to U75, so that when the counter has counted the desired number of clock pulses, a high is generated at pins 2 and 3 of U70, resetting the counter. This high is obtained from a high at the output of reset trigger generator U75. U75 consists of four 2-input OR gates whose outputs are connected to a 4-input NAND gate. One input of each OR gate is connected through an inverter to an output of the modified counter. The other input is connected to a section of the NUMBER OF STEPS switch. When a low appears on one input of each OR gate of U75, all four inputs to the U75 NAND gate will be low and a high reset pulse is produced at the output. This condition of having at least one low on each OR gate of U75 is typically obtained by first setting lows on some of the OR gates through the NUMBER OF STEPS switch. The counter then counts until lows are produced by the modified counter output at the OR gates without preset lows. When no preset lows are applied to U75, the counter is reset when it reaches the eleventh step (1 + 2 + 4 + 4 = 11) when all modified counter outputs are low. It should be noted that the clock pulse which causes the counter to be reset is always one clock pulse more than the number selected by the NUMBER OF STEPS switch. The time duration from the point at which this extra clock pulse is counted by the counter to the point when the counter is reset is so short that the extra step never appears at the Step Generator output.

The high at the output of U75 is inverted by U33B (see the Step Generator Schematic) and again by U69C, producing a reset high at pin 2 and 3 of U70. U71D and C81 stretch the reset high to a long-enough duration to assure that the counter is reset.



Fig. 3-6. Simplified schematic of Digital-To-Analog Converter.

The state of pin 2 of clock pulse enable U69A determines whether clock pulses are applied to the pin 14 input of U70. When the STEP FAMILY REP button is pressed, a low is applied to pin 5 of U69B, causing pin 2 of U69A to be held permanently high. In this state of U69A, all clock pulses applied to its pin 1 input are inverted, and become counter triggers. When the STEP FAMILY SINGLE button is pressed, a momentary low is applied to pin 5 of U69B which goes high as C78 charges. This momentary low enables U69A until one step family has been generated. When the reset high causes pin 4 of U69B to go high, a low is produced at the pin 2 input of U69A. This low inhibits clock pulses from being transmitted past U69A.

Digital-to-Analog Converter. The outputs of the modified counter are connected to the digital-to-analog converter. The purpose of this circuit is to convert the modified counter output code into analog current which is applied to the step amplifier input. The digital-to-analog converter consists of a set of current setting resistor pairs and four sets of current steering diodes.

The digital-to-analog converter conducts a constant amount of current, the amount of which is set by current setting resistor pairs R54-R55, R57-R58, R60-R61 and R63-R64 (see Fig. 3-6). Each resistor pair conducts a discrete amount of current which is a multiple of the modified counter code: one increment of current conducted by R54-R55, two increments by R57-R58, four by R60-R61 and four by R63-R64. Each successive increment of current causes one step to be generated at the Step Generator output.

The steering diodes determine where in the circuit current from these resistor pairs is conducted. Diodes D70, D71, D72 and D73 provide current paths between the modified counter outputs and the resistor pairs. Current is conducted by one of these diodes whenever its associated modified counter output is low.

Another set of current paths is provided by diodes D54, D57, D60 and D63. These diodes provide current paths between the current summing node (at the cathode of D83)

and the current setting resistor pairs. It is these current paths which cause step current to be applied to the step amplifier input. Whenever a high appears at one of the modified counter outputs, its associated steering diode turns off and the current conducted by its associated resistor pair is applied to the step amplifier input.

The amount of current applied to the step amplifier input is a function of the modified counter output and may be determined by adding the currents conducted by each resistor pair associated with a modified counter output which is high. For example, if five counts have been recorded by the counter, highs appear at the cathodes of D70 and D72. The current applied to the step amplifier input is, therefore, one increment by R54-R55 plus four increments by R60-R61, totalling 5 increments. Thus five counts recorded by the counter results in five increments of analog current applied to the step amplifier input. The 1-2-4-4 modified counter code is designed so that the step current applied to the step amplifier input increases by one increment for each clock pulse counted by the counter (until the counter resets). ZERO STEP adjustment R97 controls the level of the zero step (with zero offset) by adjusting the quiescent current through D82 and D83.

Steering diodes D66, D67, D68 and D69 provide current paths for the currents conducted by R55, R58, R61 and R64, respectively, whenever the STEP MULT .1X button is pressed. (With the STEP MULT .1X button pressed D55, D58, D61 and D64 are reverse biased.) These new current paths reduce the amount current per increment which may be applied to the step amplifier input by a factor of 10. The result is that the normal step amplitude at the Step Generator output is reduced to one-tenth its normal value.

The fourth set of steering diodes, D41, D42, D43 and D44 is used only when the step generator is operating in the pulsed mode. In all other cases, their cathodes are held high and they have no effect on the current applied to the step amplifier input.

The current summing node sums current from R95 as well as the digital-to-analog converter. The zero step level may be offset either in the direction which steps are ascending or in the opposite direction of ascent as determined by the DC current conducted by R95. If offset in the direction of the steps is desired, the AID OFFSET button is pressed. This allows positive voltage to be applied to the base of Q90 using the OFFSET MULT control, which raises the emitter voltage of Q93 and causes current to be conducted through R95. When the OPPOSE OFFSET button is pressed, negative voltage is applied to the base of Q90 using the OFFSET MULT control, which causes current to be conducted through R95 in the opposite direction. OPPOSE OFFSET adjustment R85 and AID OFFSET adjustment R86 adjusts the offset level of the steps when the OPPOSE OFFSET and AID OFFSET buttons are pressed, respectively.

Pulsed Step Mode. When one of the PULSED STEPS buttons is pressed, the Step Generator output steps are reduced to short pulses. These pulsed steps are obtained by inhibiting the digital-to-analog converter for all but 300 μs or 80 μs of each step.

The digital-to-analog converter is inhibited by pressing either the 300 μs or the 80 μs PULSED STEPS button (see the Step Generator schematic). Pressing one of these buttons turns Q41 on and provides current paths for the resistor pairs through D41, D42, D43 and D44. The digital-to-analog converter is inhibited in this state because no step current is available to be applied to the step amplifier input, regardless of the condition of the modified counter output. The digital-to-analog converter remains inhibited until a negative-going trigger from the collector of Q30 reverse biases D39 and turns off Q41. With Q41 off, its collector goes high, turning on Q36 and reverse biasing steering diodes D41, D42, D43 and D44. The digital-to-analog converter is now enabled and free to produce a step in the manner described previously. The duration of the step is controlled by the charge time of C35. With Q36 on, its collector holds one side of C35 at about ground, allowing the other side to be charged through R39 (and R37 when the 300 μs button is pressed). C35 charges until D39 is forward biased and Q41 again turns on. With Q41 on, Q36 is turned off and the digital-to-analog converter is again inhibited by the steering diodes D41, D42, D43 and D44.

Since each pulsed step is triggered by a negative-going trigger from the delay circuit, the pulsed steps always appear at the peak of the Collector Supply output. When the step generator is operating in the pulsed step mode, the 2X RATE button is inhibited.

When Q41 is turned on, Q46 is turned off, which also turns off Q52. The emitter of Q52 is connected to the grid of the CRT, V897 (see the CRT Circuit schematic). When Q52 turns off, its emitter voltage goes negative, causing the intensity of the CRT display to be reduced. The display intensity remains reduced until Q41 turns off, allowing Q46 and Q52 to turn on. The CRT display in the pulsed step mode is, therefore, intensified only when a pulsed step occurs.

The Collector Supply schematic shows that when either the 300 μs or the 80 μs PULSED STEPS button is pressed, K320 is energized and the Collector Supply operates in its DC mode. It may also be seen, that if the 300 μs and 80 μs PULSED STEPS buttons are pressed together, 300 μs pulsed steps are generated and the collector supply operates in its normal mode (K320 is not energized).

Step Amplifier

The step amplifier transforms the output of the step generator into current or voltage steps of various amplitudes to be applied to the device under test. The AMPLITUDE switch, which is part of this circuit, determines the amplitude of the steps. The circuit consists of a current to voltage converter, an inverter and a differential output

amplifier. The output amplifier has two modes of operation, one producing current steps and the other producing voltage steps.

The output of the Step Generator, which may be from one to ten current steps of 350 μA per step plus from one to ten steps of offset, is applied to the base of Q105A (see the Step Amplifier schematic). Q105A and B comprise a differential amplifier. As the base current of Q105A is decreased, the collector current of Q105B increases, raising the voltage at the base of Q110. Each current step at the base of Q105A, therefore, causes a positive voltage step at the base of Q110. These voltage steps are amplified and inverted by Q110, and part of the output is transmitted through R113, R112 and C112 creating negative feedback at the base of Q105A. R113 adjusts the feedback gain of current to voltage amplifier Q105 and Q110 for an output at the collector of Q110 of negative going steps with amplitudes of 1/2 volt/step.

Q117 and Q122 have been added to the current to voltage amplifier circuit to slow down the voltage transition from the level of the last step generated to the zero step level, in cases where this transition may cause damage to the device under test. When the preset number of steps has been produced at the Q110 output, a rapid transition occurs as the step returns to its starting point. This transition, when applied to the base of a transistor, rapidly turns it off. If a transistor is turned off in this manner when its collector is at a high level, a high inductive voltage kick will be produced in the collector supply transformer. Such an inductive voltage kick may be large enough to damage the transistor.

This circuit operates either when the 2X RATE button is pressed or when the 300 μs and 80 μs PULSED STEPS buttons are pressed together. In this case the emitter circuit of Q122 is opened, turning the transistor off. The source of FET Q117 is held at −11.3 volts by divider R116-D115-R108. When Q122 turns off, divider R119-R120-R121 sets the voltage at the gate of Q117 at −10.3 volts, turning the FET on. With Q117 on, its drain is held at about −11.3 volts, providing a constant voltage on the side of C114 connected to Q117. By holding one side of C114 at constant voltage and transmitting the output of Q110 across the other side, C114 becomes an integrator. The voltage transition of the Q110 output from the level of its last step to the starting level is, therefore, slowed down by integrator C114. When Q122 is turned on (normal or 0.5 times rate or DC mode), Q117 is held off by having about −34 volts at its gate. In this case, the current through R117 controls the voltage on Q117 side of C114, which moves up and down with changes in the output of Q110. C114, therefore, has little effect on the output of Q110 and causes no slowing of the voltage transition.

When relay K101A is in the − position, the output of Q110 is transmitted through inverter circuit Q130A and B and Q133 and inverted before it is applied to the output amplifier. The inverter is identical in operation to the current to voltage amplifier described previously. Since the input resistance (R125) and the feedback resistance (R137) are equal, the gain of the inverter is 1. INVERT ZERO adjustment R127 sets the voltage at the base of Q130A so that the initial level is the same for the non-inverted steps and the inverted steps.

The position of relay K101A is controlled by the COLLECTOR SUPPLY POLARITY switch, the STEP-OFFSET POLARITY INVERT button and the Terminal Selector switch in conjunction with the step generator polarity logic (see the Step Amplifier schematic). U33C and D, U72A, B and C form a coincidence gate. See Table 3-2 for a truth table of this gate. The output at pin 6 of U72B causes Q101 to turn on and off, thus switching relay K101A between + and −. If a high appears at the output of U72B, K101A switches to the − position and if a low appears, it remains in the + state. The inputs to U33C and D and to U72A and C are controlled by the voltage levels on connectors T and S as shown in Table 3-2. Setting the Terminal Selector switch to EMITTER TERM STEP GEN has the same effect on the voltage level of connector T as pressing the POLARITY INVERT button. If the POLARITY INVERT button is pressed, however, the Terminal Selector switch has no effect on the voltage level at connector T and vice versa.

TABLE 3-2

Step Generator Polarity Logic

COLLECTOR SUPPLY POLARITY	POLARITY INVERT	Connectors		Pin 6 U72B
		T	S	
AC	Pressed	H	L	H
AC	Not Pressed	H	H	L
+(NPN)	Pressed	H	L	H
+(NPN)	Not Pressed	H	H	L
−(PNP)	Pressed	L	L	L
−(PNP)	Not Pressed	L	H	H

Output Amplifier. The step output amplifier transforms the output steps of the current to voltage amplifier (or inverter) into current or voltage steps of various amplitudes as determined by the AMPLITUDE switch. It is basically a differential amplifier with separate feedback to each input. The negative input side of the amplifier controls the amplitude of the output steps. The positive input side of the amplifier provides either current regulation or a constant operating level. To obtain current steps (see Fig. 3-7A), the gain of the negative side of the differential amplifier is set for an output of 1 volt per step. This output is then transmitted through a variable resistance in series, Current Setting Resistors. With the constant voltage per step relationship across the current setting resistors, the current per step output can be varied by changing this resistance in series. To obtain voltage steps, the input resistance to the nega-



Fig. 3-7. Block diagram of Step Output Amplifier: (A) Current Mode, (B) Voltage Mode.

tive input, the voltage setting resistors, is changed, thus varying the feedback gain of that side of the differential amplifier. In this manner voltage steps of various amplitudes are obtained.

Current Mode. Input to the negative side of differential comparator Q150 (the base of Q150A) is always through VOLTAGE SETTING RESISTORS R141 through R145. In the current mode, this input resistance is set at 3.01 kΩ (R141) for all current positions of the AMPLITUDE switch. When 1/2 volt steps are applied to the base of Q150A through R141, they are inverted, applied to the base of Q164 and inverted again. The steps are then transmitted through emitter follower Q169 to the bases of Q172 and Q176. Depending on the position of relay contacts K102B and K102C, either Q172 and Q180 or Q176 and Q184 are turned on. If, for example, K102B and K102C are in the + positions signifying positive-going steps out, Q176 and Q184 are on the Q172 and Q180 are off. In this case the input to Q176 is negative-going steps. They are inverted by Q176 and the resulting positive-going steps are transmitted through emitter follower Q184 to the negative side of the floating 50-volt supply. Each time a positive step occurs at the negative side of the 50-volt supply, the supply is pushed up by the amount of the step. The positive side of the 50-volt supply is connected to both the feedback resistors and the input to the current setting resistors, so that each time the 50-volt supply is raised by a step, the voltage at this connecting point is also raised by the amount of the step. Due to the presence of the 50-volt supply, the voltage at the input to the current setting resistors is offset by 50 volts. To compensate for this offset, 50 volts of opposing offset is added to the input of the current setting resistors through relay K102A. If K102B and K102C are in their – positions, Q172 and Q180 are on and Q176 and Q184 are off. In this case negative-going steps are applied to the positive side of the 50-volt supply and negative-going steps appear at the input to the current setting resistors.

The output of the negative side of the differential amplifier at either K102B or K102C is fed back to the base of Q105A through feedback resistor R194. Since R194 is 6.04 kΩ and the input resistance, R141, is 3.01 kΩ, the feedback gain of this circuit is 2. For a half volt per step input, the resulting output of the negative side of the differential amplifier (as seen by the input to CURRENT SETTING RESISTORS R197 through R216) is steps of one volt per step, the zero level being at ground. (If offset has been

added in the step generator circuit, the zero step level may range from 0 to 10 volts.)

The output end of the current setting resistors is connected through the device under test to ground. When voltage steps of 1 volt per step are applied between the input end of the current setting resistors and ground, current steps of variable amplitude flow through the device under test. The current amplitude of the steps is determined by AMPLITUDE switch SW195 (see Step Generator Switching schematic), which chooses various combinations of resistors R197 through R216.

In order to obtain calibrated current steps, the voltage across the current setting resistors must be held at 1 volt per step. The voltage at the output, however, may vary by the amount of the turn-on voltage of the device under test and alter the current per step output of the step generator. To compensate for this turn-on voltage, any variation from ground of voltage at the input to the device under test is transmitted through the +1 amplifier to the positive side of the differential amplifier. This starts a regulating process which causes the voltage at the input to the current setting resistors to move in the same direction as the turn-on voltage at the output, thus nullifying its effect.

The +1 amplifier is made up of paraphase amplifier Q229A and B, constant current sources Q233 and Q226, and emitter followers Q235 and Q241. In the current mode, any voltage at the input of the device under test is transmitted through R220 to the high impedance gate input to Q229B. If, for example, this variation is a rise in voltage at the gate input, it will be accompanied by a rise in voltage at the drain of Q229A, due to the paraphase operation of Q229A and B. Raising the voltage at the Q229A drain raises the base of emitter follower Q235, and thus the base of emitter follower Q241. As the emitter of Q241 follows its base up, it pulls the voltage at the gate of Q266A up so that it is equal to the voltage at the gate of Q266B. This rise in voltage at the gate of Q266A is then transmitted to the base of Q150B (positive side of the differential amplifier) through feedback resistors R243 and R244. The +1 amplifier, therefore, transmits any voltage variation from the input to the device under test to the input to the base of Q150B with no change in amplitude or polarity. In performing this task, the +1 amplifier provides the voltage variation with a high impedance input and a low impedance output. When the rise in voltage at the base of Q150B has been transmitted to the input to the current setting resistors, it compensates for voltage variations at the input to the device under test holding the voltage across the current setting resistors at 1 volt per step. AMP BAL R224 adjusts the DC balance of paraphase amplifier Q229, and also compensates for unbalance in Q150. OUTPUT Z adjustment R243 adjusts the output impedance of the step amplifier.

Relay K101B and Q248 or Q250 are used to limit the voltage which may be applied to a device under test in the reverse direction using opposing offset. If, for example, positive going steps are to be applied to the device under test, K101B is in the + position. If negative offset is applied to the device under test by pushing the OPPOSE button and turning the OFFSET MULT control clockwise, the step generator will attempt to conduct negative current at the input to the device under test. In doing this, the voltage at the input and thus the voltage at the Q229B gate input is driven down. When the voltage goes approximately 2 volts below ground, Q248 turns on. With Q248 on, the negative-going voltage steps at the base of Q150A are limited, thus limiting the output of the output amplifier (the input to the device under test) to about 2 volts. This amount of voltage should not damage a device under test.

Voltage Mode. Voltage steps are obtained from the output amplifier in a manner similar to that used to obtain current steps. For voltage steps, however, the VOLTAGE SETTING RESISTORS are changed to obtain the various voltage amplitudes, rather than the CURRENT SETTING RESISTORS (which are held constant in the voltage mode). Also since it is not desirable to regulate the voltage at the input to the CURRENT SETTING RESISTORS in the voltage mode, the feedback to the positive side of the differential amplifier through the +1 amplifier is disconnected and the input to the +1 amplifier is connected to ground. The base of Q150B is, therefore, held at essentially ground. Since the output of the +1 amplifier is at ground, reverse voltage limiting transistors Q248 and Q250 are disabled in the voltage mode.

In the voltage mode when steps of 1/2 volt per step are applied to the step output amplifier, they are transmitted through VOLTAGE SETTING RESISTANCE R141 through R145, the input resistance. By varying this input resistance with respect to constant feedback resistance R194, the feedback gain of the negative side of the differential amplifier is changed, thus varying the amplitude of the voltage steps. After being conducted through the voltage setting resistors, the steps are amplified and transmitted through the negative side of the differential amplifier in the same manner as described in the current mode section. When the voltage steps reach the CURRENT SETTING RESISTORS, they are transmitted through a nominal resistance (R215 and R216) of 5 Ω, for all voltage positions of the AMPLITUDE switch, before being applied to the device under test. Voltage steps of varying amplitudes, as determined by the AMPLITUDE switch, are then developed across the input impedance of the device under test. Feedback to the input to the differential amplifier occurs at the output of the current setting resistors, therefore, minimizing the effect of R215 and R216.

When using voltage steps, the current conducted at the step generator input to the device under test may increase quite rapidly and possibly damage the device under test (especially when testing transistors). As a means of limiting this current in the voltage mode, current limiting resistors R185, R186 and R187 are added to the output amplifier circuit by the AMPLITUDE switch. These resistors limit current at the Step Generator Output by limiting current



Fig. 3-8. Simplified schematic of Display Sensitivity Switching and Standard Test Fixture schematics for measurement of collector current (I_C) and collector-emitter voltage (V_{CE}) or collector-base voltage (V_{CB}).

through R165, R166 and R167. As the voltage steps increase through Q176 and Q184 or through Q172 and Q180, the current increases through the current limiting resistors. This current increase causes the voltage drop across the resistors to increase. If positive-going steps are being produced, this increase in voltage drop is transmitted through Q176 and Q169 to the junction of R166 and R167. As the voltage drop increases, the voltage at this junction point goes down. When the voltage reaches about −2.3 volts, D165 forward biases, clamping the voltage at the base of Q169. This prevents generation of further steps. When negative-going steps are being produced, the drop across the current limiting resistors is transmitted through three base-emitter junctions, Q180, Q172 and Q169, to the junction of R166 and R167. As voltage drop increases, the voltage at the collector of Q164 goes up. When this voltage reaches +12.5 volts, Q169 is saturated, and again no further steps can be generated. The CURRENT LIMIT switch determines the number of resistors to be included in the current limiting resistance, therefore determining the amount of current necessary to either turn on D165 or saturate Q169.

VERTICAL AND HORIZONTAL DISPLAY

Signal Sensing and Display Sensitivity

Once the Collector Supply and the Step Generator Output have been applied to the device under test, measurements of the voltages and currents seen at the terminals of the device under test may be displayed on the vertical and horizontal axes of the CRT. These measurements are made by first sensing the current or voltage through current sensing resistors or voltage dividers, then amplifying the measurement with the display amplifiers and applying the measurement to the deflection plates of the CRT. The positions of the HORIZONTAL, the MODE and the Terminal Selector switches determine which measurements are made.

Collector Current Sensing. If the MODE switch is set to either NORM or DC, collector current (I_C) is measured on the vertical axis of the CRT. Collector current is measured by placing a resistor between ground and the current return to the collector supply and measuring the voltage developed across this resistor (see Fig. 3-8 and Fig. 3-9). By varying



Fig. 3-9. Simplified schematic of Display Sensitivity Switching and Standard Test Fixture schematics for measurement of collector current (I_C) and base-emitter voltage (V_{BE}) on emitter-base voltage (V_{EB}).

V_{EB} (BASE GROUNDED). By use of a variable voltage divider across these terminals, the deflection factor of the horizontal display can be varied.

Voltage Sensing Leakage Mode. When the Mode switch is set to LEAKAGE, only the measurement of V_{CE} and V_{CB} are useful. In this situation a slight error in voltage measurement occurs whenever the VERTICAL switch is set within the 500 nA to 1 nA EMITTER range. In this range (see Fig. 3-10) the horizontal display is a measurement of collector voltage to ground, rather than collector to emitter or collector to base voltage. As discussed previously, when current measurements are made in the leakage mode, the current sensing resistor is between ground and the emitter or ground and the base terminal. Any measurement of voltage between the collector and ground, therefore, measures the voltage drop across the current sensing resistor and adds it to the desired measurement of V_{CE} or V_{CB}. The correct values of V_{CE} or V_{CB} can be determined by subtracting the voltage drop across the current sensing resistor from the total measurement shown on the horizontal axis of the CRT. See the Horizontal Measurement and Sensitivity section of the Operating Instructions for instructions on how to determine this error voltage.

Display of Step Generator. If either the VERTICAL or the HORIZONTAL switch is set to STEP GEN, the 1/2 volt steps at the input to the output amplifier section of the step amplifier (see Fig. 3-7) are applied to the inputs to the vertical display amplifier or the horizontal display amplifier (see Fig. 3-11). If both switches are set to STEP GEN, the 1/2 volt steps are applied to the Horizontal Display Amplifier only.



Fig. 3-11. Simplified schematic of Display Sensitivity Switching when VERTICAL and/or HORIZONTAL switches are set to STEP GEN.

Vertical and Horizontal Positioning

The positioning of the display on the CRT is determined by current applied to the low impedance inputs of the Display Amplifiers at the emitters of Q533A and B in the vertical display amplifier, and Q633A and B in the horizontal display amplifier (see discussion of Display Amplifiers). This current comes from many individual current sources which are controlled by the POSITION switches, the FINE POSITION controls, the POLARITY switch and the DISPLAY OFFSET controls (see the Display Positioning schematic).

The POSITION switches and the FINE POSITION controls allow both coarse and fine positioning of the display. The current for the coarse control comes from resistors R480 through R483 (vertical) and R490 through R493 (horizontal). These resistors are all connected to the −75 volt supply, making them current sources. Each of these current sources is connected between a pair of contacts. When one contact of a pair is closed, this current flows into one side of the display amplifier. If the other contact of the pair is closed, the current flows into the other side of the amplifier. The matrixes for the POSITION cam switches show that at all times one contact of each pair must be closed, but never both closed at once. This assures that the sum of the positioning current flowing into the amplifiers is always a constant. Each POSITION switch provides 20 divisions of positioning in five division steps. The FINE POSITION controls, R488 (vertical) and R498 (horizontal) operate in a similar manner to the coarse controls except that the adjustment is continuously variable.

The POLARITY switch provides automatic positioning of the display when switching between the AC, +(NPN) or −(PNP) positions of the switch. This positioning current is obtained in the same manner as the coarse positioning current. Current sources R474 and R475 (vertical) and R477 and R478 (horizontal) provide this positioning current.

The display may also be positioned by the calibrated CENTERLINE VALUE switch. This control effects the circuit only when the DISPLAY OFFSET Selector switch is switched to one of its VERT or HORIZ positions and affects only one display amplifier at a time. When the DISPLAY OFFSET Selector switch is set to NORM (OFF), current sources R468 and R469 (vertical) and R471 and R472 (horizontal) supply current to the display amplifiers. When, for example, the switch is set to VERT, R468 and R469 are disconnected from the circuit and an equal amount of current is supplied to the vertical display amplifier by current sources R450 through R464. These resistor-contact combinations are controlled by the CENTERLINE VALUE switch and operate identical to the POSITION switches. The CENTERLINE VALUE switch provides 10 divisions of calibrated positioning in half-division steps.

Display Switching

Once the desired voltages and currents have been sensed by the display sensitivity switching circuit, and once the desired positioning currents have been obtained from the display positioning circuit, the resulting voltage signals and positioning currents must be applied to the display amplifiers. Before being applied to the display amplifiers, however, these signals pass through the display switching circuit (see the Display Amplifiers and Display Positioning schematics).

Under normal operating conditions with neither the DISPLAY INVERT, the ZERO nor the CAL buttons pressed, these signals and currents pass directly to the display amplifers. If the DISPLAY INVERT button is pressed, however, the signal and current input lines to both amplifiers are reversed. This causes the display on the CRT to be inverted, both vertically and horizontally.

The ZERO button, when pressed, disconnects the signal input lines from both pairs of high impedance inputs and shorts the input pairs together. This provides a zero reference for both display amplifiers. If the DISPLAY OFFSET controls are being used when the ZERO button is pressed, offset positioning current is caused to flow as if the CENTERLINE VALUE switch were set to 0 (see Display Positioning schematic and discussion of positioning).

The CAL button, when pressed, disconnects the signal input lines from both pairs of high impedance inputs and applies a substitute voltage across each input pair which should cause full graticule deflection (10 divisions by 10 divisions). This provides a means of checking the accuracy of calibration of the display amplifiers. The substitute voltage is determined by R501 through R513 and by D507. Since each display amplifier has three gains to check, three substitute voltages must be available. Relays K537C, K541C, K637C and K641C determine which voltages are applied to the high impedance input pairs for various settings of the VERTICAL and HORIZONTAL switches. If the DISPLAY OFFSET current controls are being used when the CAL button is pressed, offset current is caused to flow as if the CENTERLINE VALUE switch were set to 10.

Display Amplifiers

The vertical and horizontal display amplifiers are identical with a few minor exceptions. They are both differential amplifiers, each with two sets of differential inputs and one set of differential outputs. One set of differential inputs is high impedance and receives its inputs from the display sensitivity switching circuit. The other set of differential inputs is low impedance and their inputs are the differential positioning currents from the display positioning circuit. The differential outputs are connected to the deflection plates of the CRT and control the potential on the deflection plates.

The simplified schematic in Fig. 3-12 will help in understanding the operation of the display amplifiers. The display amplifiers control the voltage between the deflection plates of the CRT by controlling the currents through load resistors R_{L1} and R_{L2}. The currents I_{L1} and I_{L2} conducted by the load resistors are controlled by two means: differential current I_S and positioning currents I_{P1} and I_{P2}. The differential current flows through source coupling resistor R_S whenever there is a differential voltage signal applied to the high impedance gate inputs of FETS Q1A and Q1B. Positioning currents I_{P1} and I_{P2} are determined by the resistance between the emitter of Q2A and −75 volts and between Q2B and −75 volts, respectively.

The relationship between the load resistor currents and the other currents in the amplifier is as follows:

$$I_L = I_P - (I_D + I_S) \quad \text{(Equation 3-1)}$$

Equation 3-1 pertains to the currents which flow in one side of the amplifier. I_S is either positive or negative, depending on whether it adds to or subtracts from I_D. I_D represents the FET drain current. It originates from a constant current source and is the same in each side of the amplifier. This equation also shows that the load current is dependent on the interaction between the differential current (I_S) and the positioning current (I_P).

To understand the operation of this circuit, first assume that the amplifier is operating in a balanced condition where the two positioning currents are equal ($I_{P1} = I_{P2}$) and there is no voltage difference between the two high impedance inputs ($I_S = 0$). In this case, the load currents on each side of the amplifier are equal to I_{LO}. Equation 3-1, then, becomes:

$$I_{LO} = I_{L1} = I_{L2} = I_{P1} - I_D = I_{P2} - I_D \quad \text{(Equation 3-2)}$$

To illustrate the effect the high impedance inputs have on the load current, assume that a difference in voltage is applied across the gates of Q1A and Q1B, making the gate of Q1A more positive. This voltage differential causes differential current I_S to flow through source coupling resistance R_S. With this additional current (I_S) flowing through Q1A, less current is needed from Q2A to keep drain current I_D constant. The current conducted by Q2A is thus reduced to $I_D - I_S$. Since the positioning current I_{P1}, which supplies the current conducted by Q2A, is also constant, there is a surplus of positioning current created equal to I_S which must be conducted by Q5, and therefore R_{L1}. The load current is increased to $I_{L1} = I_{LO} + I_S$. On the other side of the amplifier, the current through Q2B is increased to $I_D + I_S$, which decreases the load current through Q6 and R_{L2} to $I_{L2} = I_{LO} - I_S$. For this example, it can be seen that whenever a differential voltage occurs between the two high impedance inputs, the load currents change, thus changing the voltage potential between the deflection plates of the CRT.

To illustrate the effect the positioning currents have on the load currents, assume that the voltages at the high



Substitutions from Display Amplifier Schematic

Vertical Amplifier	Simplified Schematic	Horizontal Amplifier
Q531A & B	Q1A & B	Q631A & B
Q533A & B	Q2A & B	Q633A & B
Q560	Q3	Q660
Q569	Q4	Q669
Q578	Q5	Q678
Q587	Q6	Q687

Fig. 3-12. Simplified schematic of display amplifier.

impedance inputs are equal ($I_S = 0$) and that the positioning currents are unequal ($I_{P1} \neq I_{P2}$). From Equation 3-1 the load currents are found to be:

$$I_{L1} = I_{P1} - I_D \quad \text{(Equation 3-3)}$$

$$I_{L2} = I_{P2} - I_D \quad \text{(Equation 3-4)}$$

By subtracting Equation 3-4 from Equation 3-3, it is shown that the difference in the two load currents exactly equal the difference in the two positioning currents.

$$I_{L1} - I_{L2} = I_{P1} - I_{P2} \quad \text{(Equation 3-5)}$$

Since the positioning currents are not unequal, the load currents (I_{L1} and I_{L2}) are unequal, which again changes the voltage potential between the deflection plates of the CRT.

These two examples have shown that the voltage between the deflection plates (and thus the position of the electron beam as it strikes the face of the CRT) is controlled by two means, the voltage applied to the high impedance inputs and the positioning currents applied to

the low impedance inputs. Equation 3-1 shows this relationship.

It should be noted that it is transistors Q3 and Q4 which cause Q5 and Q6 to conduct more or less load current. As in previous examples, assume the normally constant drain current I_D conducted by Q1A is caused to increase either by increasing I_S or I_{P1}. This increase in I_D causes the source voltage of Q1A to go negative, causing Q3 to conduct more current. This in turn causes Q5 to conduct more current. The additional current conducted by Q5 reduces the current through Q2A and causes the drain current I_D to be reduced back to its normal constant value.

The gain of the display amplifiers is adjusted in two ways. The overall gain is controlled by varying the load resistance (R_{L1} and R_{L2}). Adjusting the load resistance affects the gain of the high impedance inputs, as well as that of the positioning current. R_{L1} and R_{L2} are adjusted so that the positioning inputs provide the proper deflection. Varying the source coupling resistance (R_S) sets the gain of the high impedance inputs only. R_S is adjusted to match the high impedance gain to the positioning inputs.

By switching R_M into the circuit, the overall display amplifier gain is increased by a factor of 10. Load currents I_{L1} and I_{L2} flow through resistors R_{N1} and R_{N2}. When R_M is in the circuit, any change in the current through R_{N1} and R_{N2} causes a voltage across R_M. This voltage across RM causes additional load current to be conducted by Q5 and Q6, load current which is not felt by the emitters of Q2A and Q2B. For a given change in current at the emitters of Q2A and Q2B, therefore, a greater change in load current through Q5 and Q6 occurs, causing additional gain of the display amplifier. The gain of the circuit under magnified conditions is controlled by adjusting R_M.

Vertical Display Amplifier

The Display Amplifiers schematic shows the complete schematic of the vertical display amplifier. The table in Fig. 3-12 relates the transistors and FETs in the simplified schematic with those in the actual schematic of this circuit.

The complete schematic shows that the high impedance inputs of the amplifier have three separate gains (R_S has three different values). As has been mentioned previously in the discussion of the signal sensing and display sensitivity, the deflection factor of the vertical display is partially determined before the measurement is applied to the high impedance inputs. The three gains of the vertical display amplifier allow the vertical display to have three different deflection factors for each voltage signal applied to the high impedance inputs in a 1-2-5 relationship. 1'S GAIN adjustment R541, 2'S GAIN adjustment R538 and 5'S GAIN adjustment R536 determine the three gains of the high impedance inputs. Relays K537A and K541A determine which resistors will control the gain for the various positions of the VERTICAL switch. VERT OUTPUT GAIN adjustment R592A and B determines the overall gain of the vertical display amplifier by allowing adjustment to the load resistors R_{L1} and R_{L2}.

The overall balance of the positioning currents of the vertical display amplifier is controlled by VERT CENT adjustment R581. In addition, 1'S BAL adjustment R550 and 2'S BAL adjustment R545 provide positioning current balance when the VERTICAL switch is set to a position with a one times or a two times multiplier, respectively. Relays K537B and K541B determine which resistors control the positioning current balance for various positions of the VERTICAL switch.

When the DISPLAY OFFSET Selector switch is set to VERT X10, R574 and VERT MAG GAIN adjustment R573 are added to the vertical display amplifier circuit. These resistors constitute R_M and increase the sensitivity of the vertical display 10 times. R580 is always in the circuit and gives the output stage an unmagnified gain of about 1.8.

Horizontal Display Amplifier

The Display Amplifiers schematic shows the complete schematic of the horizontal display amplifier. The table in Fig. 3-12 relates the transistors and FETs in the simplified schematic with those in the actual schematic of this circuit.

The horizontal display amplifier operates basically the same as the vertical display amplifier. 1'S GAIN adjustment R638, 2'S GAIN adjustment R636 and 5'S GAIN adjustment R641 control the three gains of the horizontal high impedance inputs. Relays K637A and K641A determine which resistors will control the gain for the various positions of the HORIZONTAL switch. HORIZ OUTPUT GAIN adjustment R692A and B controls the load resistance. ORTHOG adjustment R685 interacts with the vertical display amplifier and allows adjustment of the orthogonality of the display on the CRT. When the DISPLAY OFFSET Selector switch is set to HORIZ X10, R674 and HORIZ MAG GAIN adjustment R673 are added to the circuit and form R_M. R680, like R580, is always in the circuit and gives the output stage an unmagnified gain of about 1.8.

The overall balance of the position currents of the horizontal display amplifier is controlled by HORIZ CENT adjustment R681. In addition, 1'S BAL adjustment R650 and 5'S BAL adjustment R645 provide positioning current balance when the HORIZONTAL switch is set to a position with a one times or a five times multiplier, respectively. Relays K637B and K641B determine which resistors control the positioning current balance for various positions of the HORIZONTAL switch.

Readout

A display of the vertical and horizontal deflection factors, the step amplitude and the β or g_m per division (vertical deflection factor divided by step amplitude) is given to the right of the CRT. This display of numbers and units is

obtained through the use of fiber-optic readout. Fiber-optic readout involves the use of plastic fibers of very small diameter, called light tubes, for transferring light from one place to another. The light tubes are designed so that the light incident at one end of the tube is transmitted through the tube to the other end. If the output end of the tube is viewed directly, the output light looks like a small dot. This transmission of light occurs even if the light tubes are bent at slight angles. In order to form a character, many light tubes are arranged so that their output ends, the dots of light, are in the configuration of the character to be formed. The input ends are then arranged so that they receive their incident light from the same light source. In some cases it may take two or more light sources to form one character. Whenever the proper light source (or sources) is illuminated, the desired character appears. It is the purpose of the readout circuitry, therefore, to light the readout lamps so the deflection factors they indicate correspond with the CRT display deflection factors determined by the positions of the VERTICAL and HORIZONTAL switches, the MODE switch, the DISPLAY OFFSET Selector switch, the AMPLITUDE switch and the .1X STEP MULT button.

The inputs for the readout logic come from logic lines whose logic levels are controlled by the switches shown on the Readout Switching and Interconnections schematic, or by externally provided logic levels. The form of the inputs is a high-low code. Normally all inputs are high and the code is determined by switching some of the logic lines to ground. Ground reference is generally provided directly as part of the switch. However, in the case of the vertical and horizontal switches, ground is provided through saturation transistors Q900 and Q943 respectively. If lows are applied to pins 7 and 20 of J363, these transistors are turned off. In this case ground reference for the affected logic lines must then be provided externally.

The readout logic (see Readout Logic schematic) primarily consists of integrated circuit decoders. These decoders receive inputs from the incoming logic lines in terms of the above-mentioned switch code. This input code is then translated into a high-low lamp code which appears on the output logic lines. Each of the output logic lines is connected to a readout lamp (see Readout Lamps schematics) and each lamp illuminates one character of one part of a character. A low on a readout lamp causes the lamp to light. The intensity of the readout is determined by the 0 to 4.5 volt supply.

The readout logic circuitry also generates a lamp code which produces a readout of beta or transconductance (g_m) per division. This β or g_m readout lamp code is obtained by dividing the vertical lamp code by the steps lamp code.

The decoders which control the horizontal deflection factor readout are U951 and U953. Inputs to these decoders are controlled by the HORIZONTAL switch, the DISPLAY OFFSET Selector switch or by externally applied inputs to J363. Outputs from these decoders go to the horizontal readout lamps. As an example of how a lamp code is generated, assume that the HORIZONTAL switch is set to .5 V COLLECTOR and the DISPLAY OFFSET Selector switch is set to NORM (OFF). Due to the closing of contacts by the HORIZONTAL cam switch (see the Readout Switching and Interconnections schematic), lows are applied to the inputs to U951 and U953 at connectors 13, T, and S of P950 (see Fig. 3-13). The other inputs to the horizontal decoders are held high. The output lamp code resulting from this input code is lows at lamp input connectors F, I, J, L, A, C, D and E. The resulting PER HORIZ DIV readout is 500 mV, which corresponds with the .5 V COLLECTOR position of the HORIZONTAL switch.

Decoders U956 and U960 control the vertical deflection factor readout. Inputs to these decoders are controlled by the VERTICAL switch, the DISPLAY OFFSET Selector switch, the MODE switch and externally applied inputs to J363. Outputs from these decoders go to the vertical readout lamps. The horizontal and vertical decoders are affected by these logic inputs, at pin U, pin Y and pin 12 of J363, whose logic levels may only be determined externally.

Decoders U965 and U970 control the step amplitude readout. Inputs to U965 and U970 are controlled by the AMPLITUDE switch, the STEP MULT .1X button and externally applied inputs to J361. Outputs from U965 and U970 go to the steps readout lamps.

The beta or g_m generator consists of U974, U975 and U976. The input code received by these decoders is a combination of logic levels coming in part from the vertical lamp code, and in part from the steps lamp code. The outputs from these decoders go to the beta readout lamps. Q960 and Q974 decode the logic levels appearing at pins 13 and 15 of U960 and pins 13 and 15 of U970. Q977 and Q979 provide a means of lighting the 1,4 lamp (connector BI) whenever the 2,5 lamp (connector AR) is off.

Power Supply

The Type 576 can be operated either from a 115-volt or a 230-volt line voltage source. The low voltage power supply (see Fig. 3-14) consists of a single transformer, T701, which has nine secondaries. This supply provides six regulated voltages: −75 volts, −12.5 volts, +5 volts, +12.5 volts, +15 volts and +100 volts. It also produces a regulated variable voltage of 0 to 4.5 volts, one unregulated voltage of +50 volts and an AC voltage to drive the POWER ON light and the GRATICULE ILLUM lights. The windings providing a source of clock pulses for the step generator and the CRT heater are among the nine secondaries of T701. All the regulated power supplies are completely short proof.

Input Circuit. When the POWER switch is switched to ON, line current flows from the input, P701 (see Power Supply schematic), through power switch SW701, fuse F701, Thermal Cutout TK701 and into the primary wind-



Fig. 3-13. Example of operation of Horizontal Readout decoders.

ings. For 115-volt operation the LINE SELECTOR switch connects the two primaries in parallel and for 230-volt operation connects them in series. For 230-volt operation, F703 is connected into the circuit. The RANGE SELECTOR plug determines how many turns of each primary winding are utilized to compensate for variations in line voltage.

−75-volt Supply. The −75-volt supply consists of diode bridge D706 A, B, C and D, filter capacitors C706 and C707, comparator Q716A and B, emitter follower Q729, short protection Q725 and Q727, and series regulator Q734.

9-volt Zener diode D708 sets the base voltage of comparator transistor Q716A while the quiescent voltage at the base of Q716B is set by −75 V adjustment R721. Any variation in the −75-volt supply voltage is compared by Q716A and B. The resulting rise or fall in voltage across R715 is transmitted by Q729 to the base of series regulator Q734. Any change in voltage of the −75-volt supply will be opposed by a change in current through the series regulator.

The output current of the −75 volt supply is limited to a value less than normal whenever the supply is shorted to a voltage between −75 V and chassis ground. The supply current of the −75 volt supply is controlled by the voltage across R735, which is dependent on the base voltage of Q734. This voltage is in turn dependent on the voltage across R730 and R731. As the −75 volt supply becomes more positive (due to shorting it to a more positive supply), the voltage at the base of Q734 is raised, causing more supply current to be conducted through R735. As the supply voltage becomes more positive, the voltage at the junction of R730 and R731 rises high enough to turn on Q727. When Q727 turns on, it begins pulling down on the base voltage of Q729 and down on the base voltage of Q734, thus limiting the supply current. The output current of the −75-volt supply comes less, the closer the supply voltage is to ground.

D732 prevents the supply from going more than 0.6 volt above chassis ground if the −75 volt supply is shorted to a positive voltage. D722 protects the −12.5 volt supply if it is shorted to the −75 volt supply. If the −12.5 volt supply is pulled negative, D722 turns on when the supply is about at −15 volts which disables comparator Q716A and B. The −75 volt supply then limits current until both supplies are at about −2.5 volts. If the +12.5 volt supply is shorted to the +100 volt supply, Q725 turns on. When Q725 is on, it limits current through R735 in the same manner as discussed previously for Q727. The result of shorting the +12.5 volt supply to a more positive voltage is to turn off the −75 volts supply. Since the −75 volt supply is the reference for the −12.5 volt, +12.5 volt, +100 volt, and CRT voltage supplies, when the −75 volt supply is turned off, the other power supplies are turned off.

−12.5-volt Supply. The −12.5 volt supply consists of diode bridge D737A, B, C and D, filter capacitor C738, comparator Q744A and B, emitter follower Q750, short protection Q748 and series regulator Q756. This circuit regulates the −12.5-volt supply in essentially the same manner as the −75-volt supply operates.



Fig. 3-14. Block diagram of L. V. Power Supply.

0 to +4.5-volt Variable Supply. The 0 to +4.5-volt variable supply consists of diode bridge D758A, B, C and D, filter capacitor C759, comparator Q767A and B, emitter follower Q774, short protection Q772 and series regulator Q778. This circuit operates in essentially the same manner as the −75-volt supply circuit. In this circuit, however, the reference voltage at the base of Q767A is variable from 0 volts to +4.5 volts by the READOUT ILLUM control, R760, and divider R762 and R763. The output current of the supply is limited by Q772.

+5-volt Supply. The +5-volt supply consists of error amplifier Q780, short protection Q784 and series regulator Q787. The supply shares diode bridge D758A, B, C and D and filter capacitors C758 and C759 with the +4.5-volt supply. Any variation in the +5-volt supply voltage is amplified by Q780, causing the base voltage of Q787 to vary in opposition to the variation of the supply. The current conducted through R788 by the supply is thus regulated, which in turn regulates the +5-volt supply. Q784 provides short protection by turning on whenever the current through R788 becomes excessive. When Q784 turns on, the base voltage of Q787 is pulled down, limiting the current through R788.

+12.5-volt Supply. The +12.5-volt supply consists of diode bridge D790A, B, C and D, filter capacitor C791, comparator Q795A and B, emitter follower Q803, short protection Q800, and series regulator Q808. This circuit operates in essentially the same manner as the −75-volt supply. Short protection of the +12.5-volt supply when it is shorted to a more positive voltage is provided by Q725 of the −75-volt supply. If the +12.5-volt supply voltage is pulled up, the base of Q725 is also pulled up, turning on Q725. With Q725 turned on, the base of Q729 is pulled down turning off the −75-volt supply, which will turn off the +12.5-volt supply.

+15-volt Supply, Camera Power. The +15-volt supply consists of error amplifier Q810, emitter follower Q817, short protection Q814 and series regulator Q819. The supply shares diode bridge D790 and filter capacitors C790 and C791 with the +12.5-volt supply. Any variation in the +15-volt supply voltage is amplified by Q810, causing an opposing variation in the voltage at the base of Q817. This opposing voltage variation is transmitted through the emitter of Q817 to the base of series regulator Q819 where it controls the current conducted by R819 and thus regulates the supply. When enough current is conducted by Q819 to turn on Q814, the voltage at the base of Q817 is pulled down, thus limiting the current through Q819.

+50-volt Supply. The +50-volt supply consists of diode bridge D821A, B, C and D, and filter capacitors C822 and C823. It is a floating unregulated supply used to power the step amplifier output.

+100-volt Supply. The +100-volt supply consists of diode bridge D828A, B, C and D, filter capacitor C829, error amplifier Q834, emitter follower Q840, short protection Q837 and series regulator Q846. Any variation in voltage by the +100-volt supply is amplified by Q834 and transmitted through Q840 to the base of Q846. Since any variation in the supply is inverted by Q834, the base voltage of Q846 will always move in opposition to a variation of the supply. The current conducted by R846, therefore, also is conducted so as to oppose any change in supply voltage. When enough current is conducted by Q846 to turn on Q837, the voltage at the base of Q840 is pulled down, thus limiting the current conducted by Q819.

CRT Voltage Supply

The CRT power supply produces two high voltages, −4 kV and +225 volts, for operation of the CRT and its related controls. In addition, the +225-volt supply is used by the display amplifiers. The source of power for the two supplies is a high frequency (about 28 kHz) Hartley oscillator which consists of Q851 and the two primaries of transformer T850. The collector of Q851 is connected through the collector primary, R850 and L850 to the +100-volt supply. When current flows through the collector primary, a magnetic field is built up in the transformer core. Due to this field, a reverse base current is caused to be conducted through Q851 by the base primary and Q851 is eventually turned off. With Q851 off, no current flows through the collector primary. The residual field in the transformer core now causes forward base current to be conducted through Q851, turning it on. As Q851 turns on, current again flows through the collector primary, thus beginning a new cycle. The frequency of the oscillator and thus the output current of the secondaries is controlled by the voltage on pin 2 of the base primary.

−4 kilovolt Supply. The −4 kV supply consists of half-wave rectifier D870, filter capacitors C870 and C871, and divider resistors R875 through R883. This supply is a half-wave rectified supply with D870 forward biasing on negative transistions of the voltage on the −4 kV secondary. The −4 kV supply voltage after being filtered by C870 and C871 is reduced by Zener diode D882 to provide the −3890 volt cathode voltage. The grid voltage is controlled by the divider made up of R882 and INTENSITY control R883. The voltage on the focus screen of the CRT is controlled by FOCUS control R880.

The −4 kV supply is regulated from a reference supply which is generated by the winding between terminals 6 and 5 of T850. This reference supply consists of half-wave rectifier D866 and D869, and filter capacitor C866. The regulator circuit consists of error amplifier Q859 and emitter follower Q855. Any variation in the reference supply voltage is transmitted to the base of Q859 through divider R860-R864. The variation is then amplified and inverted by Q859 and transmitted through Q855 to the base of Q851, where it regulates the drive of the oscillator. Any variation in current conducted by the −4 kV supply is conducted by R899, which causes the decoupled supply voltage at the emitter of Q859 to vary, thus compensating for current variation in the −4 kV supply.

The voltage on the display geometry screen is controlled by GEOMETRY adjustment R893. The voltage on the display astigmatism screen is controlled by ASTIGMATISM adjustment R891. Current for the trace rotation controlling coil is controlled by TRACE ROTATION adjustment R897.

+225-volt Supply. The +225-volt supply is generated from the same transformer winding as the −4 kV reference supply. It consists of half-wave rectifier D868 and D865, filter capacitors C869, C868 and Q868. Regulation of the +225-volt supply is supplied by the reference supply through divider R860 through R864, and through emitter followers Q866 and Q868.



Fig. 4-6. Component locations on Step Gen circuit board.



Fig. 4-7. Wiring colors code on Step Gen circuit board.



Fig. 4-8. Component locations and wiring color codes on Step Generator Amplitude circuit board.



Fig. 4-9. Component locations and wiring color codes on Step Gen Offset circuit board.



Fig. 4-10. Component locations and wiring color codes on Step Gen Pulse circuit board.



Fig. 4-11. Component locations and wiring color codes on Step Gen Rate circuit board.





Fig. 4-12. Component location and wiring color codes on Vert Current/Div circuit board.



Fig. 4-13. Component locations and wiring color codes on Horiz Volts/Div circuit board.



Fig. 4-14. Component location and wiring color codes on Display Switching circuit board.

NOTES



Fig. 4-15. Component locations and wiring color codes on Display Offset circuit board.

NOTES



Fig. 4-16. Component locations on Display Amp circuit board.

NOTES



Fig. 4-17. Wiring color codes on Display Amp circuit board.

NOTES



Fig. 4-18. Component locations on Readout Interconn circuit board.



Fig. 4-19. Wiring color codes on Readout Interconn circuit board.



Fig. 4-20. Component locations on Readout Logic circuit board.



Fig. 4-21. Wiring color codes on Readout logic circuit board.



Fig. 4-22. Component locations and wiring color codes on Readout Lamp circuit boards.



Fig. 4-23. Component locations and wiring color codes on L. V. Rectifiers circuit board.



Fig. 4-24. Component locations and wiring color codes on L. V. Regulator circuit board.



Fig. 4-25. Component locations and wiring color codes for Grat. Lamps and Readout Lamp circuit boards.

NOTES



Fig. 4-26. Component locations and wiring color codes on H. V. Power Supply circuit board.

NOTES



TYPE 576 Ⓐ FUNCTIONAL BLOCK DIAGRAM



TYPE 576

A1

169

COLLECTOR SUPPLY 13


SW37A STEPS
SW37B 300µs
SW37C 80µs
80µs OR 300µs PULSE TO J361-B
SW27
+12.5V
60~
50~
SW37B 300µs
R37 30.1k
R27 12.1k
R28 60.4k
R39 12.4k
R41 470
C50 .01
C49 .002
R50 470
R46 8.06k
R43 4.7k
R44 39k
R45 10k
R48 4.75k
R51 41.2k
R52 15k
R53 56k
Q46
Q52
D47
D48
D53
-75V
-12.5V
INTENSIFYING PULSE TO R889
T701
U3A
U3B
U3D
R1 4.7
R2 7.5k
R3 68k
R4 6.2k
R5 2.2k
10k
C1 1µF
D1
D2
R7 1.3k
R8 500
ZERO CROSS
3,3nF
R10 4.7
R11 7.5k
R12 68k
R13 6.2k
R14 2.2k
10k
C10 1µF
D10
D11
C15 3,3nF
5X RATE FROM SW78E
2X RATE FROM SW78C
U20A
U20B
U20C
U20D
U3C
U22A
U22B
U22C
U22D
R22 2.2k
R23 2.2k
R24 1k DELAY
R25 4.02k
R26 4.02k
C26 .01
R29 100k
Q23
Q30
Q36
Q41
R30 4.7k
R34 2.2k
R35 4.7k
C34 .01
D35
C33 .001
R33 6.2k
R32 2.2k
C35 .01
D39
R40 100k
R42 2.2k
TP30
TP69
U33A
U33B
U69A
U69B
U69D
U69E
U71A
U71B
U71C
U71D
U71E
U71F
U72D
U70
U75
R80 6.2k
R81 2.2k
C81 .01
TP80
R71 6.2k
R72 6.2k
R73 6.2k
R74 6.2k
D41
D42
D43
D44
D54
D57
D60
D63
D70
D71
D72
D73
D82
D83
R83 2.7M
R54 2.87M
R55 316k
R57 1.43M
R58 158k
R60 715k
R61 78.7k
R63 715k
R64 78.7k
D55
D56
D58
D59
D61
D62
D64
D65
D66
D67
D68
D69
.1X STEP MULT FROM SW84D
TO Q105A
SW86C OPPOSE
AID OFFSET
R86 500
SW86B AID
R85 500
-12.5V OPPOSE OFFSET
R88 2k
OFFSET MULTIPLIER
PARTIAL STEP GEN OFFSET BOARD
R90 100k
R92 100
R89 220
C89 0.2
D89
Q90
Q93
R95 3.24k
R94 10k
R96 200k
R97 5k
ZERO STEP
SW78A NUMBER OF STEPS
+100V
+12.5V
+12.5V (DCPL)
+5V
-12.5V
-12.5V (DCPL)
-75V
R296 4.7
C296 2.2µF
C294 39µF
C298 2.2µF
PARTIAL STEP GENERATOR BOARD
SINGLE SW78B
REP SW78A
C78 .022
R78 1M
R76 47k
R77 22k
PARTIAL STEP GEN RATE BOARD
PARTIAL STEP GEN PULSE BOARD
SEE PARTS LIST FOR SEMICONDUCTOR TYPES
REFERENCE DIAGRAMS
3 STEP AMPLIFIER
4 STEP GENERATOR SWITCHING
7 TEST FIXTURE CONNECTIONS
8 POWER SUPPLY
9 CRT CIRCUIT
VOLTAGES and WAVEFORMS obtained under conditions given on Diagram 7, except as follows:
* Denotes that 300 µs PULSED STEPS button is pushed.
TYPE 576
STEP GENERATOR 4
169



TYPE 576

169

STEP AMPLIFIER 3



SEE PARTS LIST FOR SEMICONDUCTOR TYPES

* DENOTES SELF CANCELLING SWITCH

▽ COMMON RETURN POINT CONNECTED TO GUARD BOX

REFERENCE DIAGRAMS

1. COLLECTOR SUPPLY
2. STEP GENERATOR
3. STEP AMPLIFIER
6. STANDARD TEST FIXTURE
7. TEST FIXTURE CONNECTIONS
10. READOUT SWITCHING & INTERCONNECTIONS
13. POWER SUPPLY


SW400A
STEP GEN
VERTICAL (CURRENT/DIV)
LEAKAGE CURRENT SENSITIVITY
NORMAL CURRENT SENSITIVITY
+SIGNAL SENSING
LOOPING COMPENSATION
NORMAL SWEEP
CURRENT RETURN
DC
LEAKAGE
EMITTER SENSING
R401 22.8M
C401 .001
R402 2.26M
C402 .01
R403 250k
C403 .1
R425 27k
+ TO R523
TO VERTICAL DISPLAY SWITCHING
SW400B
PARTIAL DISPLAY AMP BOARD
+12.5V
D411
D410
-12.5V
R411 2.5k
R405
R407
R409
CURRENT SENSING RESISTORS
C413 .078
R414 2.7
R415 24.9
R416 249
R417 2.49k
R418 24.9k
R422 27k
- TO R624
R420 332k
GUARD BOX
SWITCHED GND
LOOPING COMPENSATION
PART A, VERT CURRENT/DIV BOARD
SW320 MODE
PART A, HOR'Z VOLTS/DIV BOARD
R427 100k
R428 900k
R430 27k
BASE SENSING
COLLECTOR SENSING
R435 27k
R433 22.6M
R434 2.26M
R436 250k
R437 2.49k
R438 249
C436 75
C433 2-8
C434 6-8
R439 2.52k
R440 22.5k
TO HORIZONTAL DISPLAY SWITCHING
R442 22.5k
R443 2.25k
R444 226
R445 24.9
R449 27k
- TO R624
+ AV STEPS FROM R139
R447 1.18k
J360
BASE VOLTS ATTEN
COLLECTOR VOLTS TO GUARD BOX
GUARD BOX TO GND
STEP GEN SIGNAL STEERING
BASE VOLTS
COLLECTOR VOLTS
SW430 HORIZONTAL VOLTS/DIV
REFERENCE DIAGRAMS
STEP AMPLIFIER
STANDARD TEST FIXTURE
TEST FIXTURE CONNECTORS
DISPLAY AMPLIFIERS
READOUT SWITCHING
POWER SUPPLY
SEE PARTS LIST FOR EARLIER VALUES AND SERIAL NUMBER RANGES OF PARTS MARKED WITH BLUE OUTLINE
SEE PARTS LIST FOR SEMICONDUCTOR TYPES



REFERENCE DIAGRAMS

1. COLLECTOR SUPPLY
3. STEP AMPLIFIER
4. STEP GENERATOR SWITCHING
5. DISPLAY SENSITIVITY SWITCHING
7. TEST FIXTURE CONNECTORS
10. READOUT SWITCHING









REFERENCE DIAGRAMS

1. COLLECTOR SUPPLY
2. STEP GENERATOR
3. STEP AMPLIFIER
4. STEP GENERATOR SWITCHING
5. DISPLAY SENSITIVITY SWITCHING
6. STANDARD TEST FIXTURE
9. DISPLAY AMPLIFIERS
10. READOUT SWITCHING INTERCONNECTIONS
13. POWER SUPPLY


-75V
C
-75V
SW 480
VERTICAL POSITION SWITCH
CW(5)
(4)
(3)
(2)
CCW(1)
SW 467A
(DISPLAY)
INVERT
R468
150K
R474
150K
R475
150K
R469
150K
R471
150K
R477
150K
R472
150K
R478
150K
SW 467C
(SPRING RETURN)
CAL
SW 315A
POLARITY
+ (NPN)
- (PNP)
SW 467B
ZERO
(SPRING RETURN)
R480
150K
R481
150K
R482
150K
R483
150K
R484
150 K
R485
150 K
R487
100K
R488
20K
FINE
VERTICAL POSITION CURRENT TO
R490
150K
R491
150K
R492
150K
R493
150K
R494
133K
R495
133K
R497
100K
R498
20K
HORIZONTAL POSITION CURRENT TO
R450
500K
R452
500K
R454
500K
R456
500K
R458
500K
R460
500K
R462
1.5M
R464
1.5M
DISPLAY OFFSET CENTERLINE VALUE
SW 460 A
VERT
NORM
HORIZ
X10 DIV MULT & MAG
X1 DIV MULT
(OFF)
X1 DIV MULT
X10 DIV MULT & MAG
DISPLAY OFFSET SELECTOR
SW 460B
PARTIAL DISPLAY OFFSET BOARD
HORIZONTAL POSITION SWITCH
SW 490
*POSITION INDICATION ONLY
PARTIAL DISPLAY SWITCHING BOARD
REFERENCE DIAGRAMS
9 DISPLAY AMPLIFIERS
13 POWER SUPPLY


PARTIAL DISPLAY AMP BOARD
SW315A (COLLECTOR SUPPLY)
POLARITY
EXTERNAL ENABLE FROM VERTICAL READOUT SWITCHING
EXTERNAL SIGNAL
INTERNAL SIGNAL FROM SW 400
SW467C CAL
SW467B ZERO
SW467A DISPLAY INVERT
VERTICAL POSITIONING CURRENT
EXTERNAL ENABLE FROM HORIZONTAL READOUT SWITCHING
INTERNAL SIGNAL FROM SW 450
GAIN SWITCHING
FROM VERTICAL READOUT SWITCHING
FROM HORIZONTAL READOUT SWITCHING
HORIZONTAL POSITIONING CURRENT
PARTIAL DISPLAY SWITCHING BOARD
PARTIAL DISPLAY AMP BOARD
TO LOWER VERTICAL DEFLECTION PLATE
TO UPPER VERTICAL DEFLECTION PLATE
TO LEFT HORIZONTAL DEFLECTION PLATE
TO RIGHT HORIZONTAL DEFLECTION PLATE
VERT MAG GAIN
VERT CENT
VERT OUTPUT GAIN
HORIZ MAG GAIN
HORIZ CENT
HORIZ OUTPUT GAIN
ORTHAGONALITY
SW460B DISPLAY OFFSET SELECTOR
REFERENCE DIAGRAMS
5 DISPLAY SENSITIVITY SWITCHING
7 TEST FIXTURE CONNECTIONS
8 DISPLAY POSITIONING SWITCHES
10 READOUT SWITCHING
13 POWER SUPPLY
SEE PARTS LIST FOR SEMICONDUCTOR TYPES
* DENOTES PARTIAL DISPLAY OFFSET BOARD
VOLTAGES and WAVEFORMS obtained under conditions given on Diagram 1.



TYPE 576

1609

READOUT SWITCHING & INTERCONNECTIONS 10



TYPE 576

A1

169

READOUT LOGIC (11)



REFERENCE DIAGRAM

(11) READOUT LOGIC



VOLTAGES obtained under conditions given on Diagram 1.

TYPE 576

A1

POWER SUPPLY 13

1169



VOLTAGES obtained under conditions given on Diagram 1.

MANUAL CHANGE INFORMATION

At Tektronix, we continually strive to keep up with latest electronic developments by adding circuit and component improvements to our instruments as soon as they are developed and tested.

Sometimes, due to printing and shipping requirements, we can't get these changes immediately into printed manuals. Hence, your manual may contain new change information on following pages.

A single change may affect several sections. Sections of the manual are often printed at different times, so some of the information on the change pages may already be in your manual. Since the change information sheets are carried in the manual until ALL changes are permanently entered, some duplication may occur. If no such change pages appear in this section, your manual is correct as printed.

TEXT CORRECTIONS

Section 3 Circuit Description

Page 3-20 Vertical Display Amplifier

CHANGE: the last sentence of the fourth paragraph to read:

R580 is always in the circuit and gives the output stage an unmagnified current gain of about 1.8.

Section 4 Maintenance

Page 4-4 Fig. 4-2

The following note refers to Figure 4-2.

Tektronix made integrated circuits (found in the readout logic circuit) are 16 pin devices. In placing one of these devices in a socket, the index mark on the device (depression in plastic) should coincide with the index on the socket (beveled corner).

Page 4-10, 11 CRT and Shield.

CHANGE: CRT and Shield to read:

CRT and Shield. To adjust the CRT, to remove the CRT or to remove the CRT and shield, follow these procedures:

Removal of CRT

1. Remove the bezel from the Type 576 front panel.
2. Remove the power cord retainer from the rear panel.
3. Disconnect the connector on the rear of the CRT by pulling on the white handle.
4. Loosen the CRT clamp from the neck of the CRT by loosening the Allen head screw (from the rear) on the right side of the clamp.
5. Disconnect the pin connectors from the side of the CRT.
6. Push the CRT from the rear, while pulling it from the front.

Page 4-11 CRT and Shield (cont'd).

ADD: the following after instructions after Removal of CRT:

Adjustment of CRT

1. With the bezel in place on the Type 576 front-panel, note in which direction the CRT is out of alignment (all graticule lines should be visible).

2. Remove the bezel.

3. Loosen the four hexagonal head screws which secure the CRT support blocks. (Screws are located about 3 inches back from the front of the CRT shield.)

4. Loosen the CRT and pull it forward until the CRT support blocks are accessible.

5. Push the upper CRT support blocks back as far as possible.

6. Adjust the lower CRT support blocks so that the CRT will be properly aligned when put back in place.

7. Replace the CRT (do not secure).

8. Replace the bezel (do not secure).

9. Check that the CRT is now properly aligned.

10. If the CRT is still not properly aligned, remove the bezel and CRT and readjust the bottom CRT support blocks.

11. Repeat steps 7 through 10 until the CRT is properly aligned.

12. Tighten the hexagonal head screws which secure the bottom CRT support blocks.

13. Push the upper CRT support blocks forward (by pushing on the hexagonal head screws) until they are firmly against the CRT and tighten the upper hexagonal head screws.

14. Secure the CRT.

15. Remove the bezel.

16. Check that the graticule lamp reflector fits tightly against the top of the CRT.

17. If the reflector is not properly aligned, realign it.

18. Replace and secure the bezel.

Page 4-13 TABLE 4-10

References to current in Table 4-10 are in terms of conventional current; current moves from a positive **potential to a negative potential.**

Page 4-16

CHANGE: Convertible Outputs, Performance, to read:

Outputs indicate state of instrument operation. When converted to inputs, they control the indicated readout and the 2X and 5X display amplifiers gains, but none of the other instrument functions.

ELECTRICAL PARTS LIST CORRECTIONS

REMOVE:

R87	311-0863-00	500 Ω, Var			
R489	311-0881-00	20 kΩ, Var			
R822	301-0223-00	22 kΩ	1/2 W		5%
R824	308-0188-00	3 Ω	25 W	WW	5%
R826	308-0188-00	3 Ω	25 W	WW	5%
R882	315-0364-00	360 kΩ	1/4 W	WW	5%
R955	315-0753-00	75 kΩ	1/4 W		5%
R956	315-0243-00	24 kΩ	1/4 W		5%
SW16	260-1040-00	5 Button Push		.5X	
SW19				2X	
SW76				SINGLE	
SW78				REP	
SW37	260-1039-00	4 Button Push		300 µS	
SW38				80 µS	
SW101				INVERT	
SW66	260-1041-00	4 Button Push		.1X	
SW85				OPPOSE	
SW86				AID	

ADD (cont'd):

R825	308-0188-00	3 Ω	25 W	WW	5%
R870	303-0223-00	22 kΩ	1 W		5%
R886	315-0273-00	27 kΩ	1/4 W		5%
SW37A	260-1039-00	4 Button Push		STEPS	
SW37B				300 µS	
SW37C				80 µS	
SW37D				INVERT	
SW78A	260-1040-00	5 Button Push		REP	
SW78B				SINGLE	
SW78C				2X	
SW78D				NORM	
SW78E				.5X	
SW86A	260-1041-00	4 Button Push		ZERO	
SW86B				AID	
SW86C				OPPOSE	
SW86D				.1X	
SW315A	260-1032-00	Rotary		POLARITY	
SW315B	260-1031-00	Rotary		POLARITY (Rear)	
SW360[1]					
SW467A	260-1038-00	3 Button Push		INVERT	
SW467B				ZERO	
SW467C				CAL	

[1]See Mechanical Parts List for replacement assembly.

Section 8 Diagrams

Step Generator ◇2◇ and Step Amplifier ◇3◇

ADD:

For the integrated circuits shown on these diagrams, the maximum low level is +0.4 volts and the minimum high level is is +2.4 volts.

SCHEMATIC CORRECTION



TEXT CORRECTIONS

Section 1 Specification

Page 1-1

CHANGE: the fifth sentence of the first paragraph to read:

Step generator outputs range from 5 mA to 2 A in the current mode, and from 5 mV to 40 V in the voltage mode.

CHANGE: the first sentence of the second paragraph to read:

The following electrical and environmental characteristics are valid for instruments operated at an ambient temperature of from +10°C to +40°C after an initial warmup period of 5 minutes, when previously calibrated at a temperature of +25°C ±5°C.

Page 1-1 Table 1-1

CHANGE: Performance information under Collector Supply, Peak Power Watts Settings to read:

0.1 W, 0.5 W, 2.2 W, 10 W, 50 W and 220 W. Derived from nominal peak open circuit collector voltages and nominal series resistance values at nominal line voltage.

Page 1-2 Table 1-1

CHANGE: Performance information under Step Generator, Maximum Opposing Offset Current to read:

Whichever is less: 10 times AMPLITUDE switch setting, or between 10 mA and 20 mA.

CHANGE: the last sentence of the Performance information under Step Generator, Step Rates to read:

Steps occur at collector voltage peak and at normal rate when .5X and 2X RATE buttons are pressed together.

Page 1-3 Table 1-1

CHANGE: the column heading of the Performance information under Display Amplifiers to read:

Display magnified (DISPLAY OFFSET Selector switch set to either VERT X10 or HORIZ X10) and offset between

Page 1-4 Table 1-1

CHANGE: the Performance information under Display Amplifiers, Input Impedance to read:

At least 100 MΩ with HORIZONTAL switch set to 50 mV, 100 mV and 200 mV BASE; 1 MΩ within 2% with switch set to .5 V, 1 V and 2 V.

Page 1-5 Table 1-1

CHANGE: Performance information under Power Requirements, Line Voltage Ranges to read:

	115 VAC	230 VAC
Low	90 V to 110 V	180 V to 220 V
Medium	104 V to 126 V	208 V to 252 V
High	112 V to 136 V	224 V to 272 V

Table 1-3

CHANGE: Description under Dimensions to read:

Width	11 3/4 inches
Depth	23 1/4 inches

Section 2 Operating Instructions

Page 2-1 Operating Voltage and Frequency

CHANGE: the second paragraph to read:

The Type 576 may be operated from either a 50 Hz or a 60 Hz line frequency. In order to syncronize the step generator with the collector supply, the 60 Hz-50 Hz switch, located on the Type 576 rear panel below the LINE VOLTAGE SELECTOR assembly, must be set to the position which corresponds to the line frequency being used.

Page 2-1 Fig. 2-1

CHANGE: Callout pointing to the 60 Hz-50 Hz switch to read:

60 Hz-50 Hz

Page 2-5 Controls, Connectors and Readout

CHANGE: information included under Collector Supply, PEAK POWER WATTS switch to read:

Selects nominal peak power output of Collector Supply, by selecting resistance in series with Collector Supply output. PEAK POWER WATTS is indicated by number on transparent switch flange appearing above white MAX PEAK VOLTS indicator. SERIES RESISTORS are indicated by black indicator. PEAK POWER WATTS switch must be pulled out to set nominal peak power output. When PEAK POWER WATTS switch is set, series resistance is automatically changed to maintain desired nominal peak power output when MAX PEAK VOLTS switch setting is changed.

Page 2-22 Interlock

ADD: To end of first paragraph:

The COLLECTOR SUPPLY VOLTAGE DISABLED light may also be turned on if the instrument becomes overheated. In such cases the COLLECTOR SUPPLY VOLTAGE DISABLED light will turn off and the collector supply will again become enabled when the temperature within the instrument is returned to a safe operating level.

Section 3 Circuit Description

Page 3-4 Fig. 3-3

CHANGE: Callout in picture in Fig. 3-3 which reads 1F20 (75 and 350 Bypass) to read:

1F2 (75 to 350 Bypass)

Page 3-5 Fig. 3-4

ADD: The logic symbols used to describe the operation of the clock circuit are defined as:



Negative Input AND

NOR

Inverter

Page 3-3 Interlock

ADD: to end of second paragraph:

The COLLECTOR SUPPLY VOLTAGE DISABLED light may also be turned on if thermal cutout TK346 becomes open. TK346 opens whenever the internal heat in the instrument becomes hot enough to damage the collector supply or the readout.

Page 3-7 Fig. 3-5

CHANGE: Internal logic diagram of U75 to:



U75

Page 3-19 Fig. 3-12

CHANGE: representation of DISPLAY OFFSET Selector switch to be:



Section 4 Maintenance

Page 4-13 Fig. 4-5

CHANGE: callout on 'B' to read:

'B' Brn on wht

Pages 4-14 through 4-17 Table 4-11

CHANGE: all references to +3 V found under Performance, False to read:

+4 V

Page 4-25 Fig. 4-10

CHANGE: figure title to read:

Fig. 4-10A. Component locations and wiring color codes on Step Gen Pulse circuit board (SN B010100 to B010129).

ADD: the following Fig. 4-10B.



Fig. 4-10B. Component locations and wiring color codes on Step Gen Pulse circuit board (SN B010130 - up).

Page 4-27 Fig. 4-12
CHANGE: callouts on 'X' and 'T' to read:
'X' Orn on wht, 'T' Blu on wht
REMOVE: R412 and pin M.

Page 4-29 Fig. 4-14
CHANGE: callout on 'J' to read:
'J' Blk on wht

Page 4-32 Fig. 4-17
CHANGE: callouts on 'AB', 'Y', 'R' and 'Q' to read:
'AB' Blk on wht, 'Y' Brn on red, 'R' Blk-orn on wht, 'Q' Blk-yel on wht

Page 4-34 Fig. 4-19
CHANGE: callouts on 'H', 'I', 'AB' and 'AY' to read:
'H' Blk-grn on wht, 'I' Orn on wht, 'AB' Blu on wht, 'AY' Blk-yel on wht

Page 4-38 Fig. 4-23
CHANGE: callout on 'O' to read:
'O' Brn-red on vio

Page 4-39 Fig. 4-24
CHANGE: callout on 'F' to read:
'F' Brn on red

Section 5 Performance Check/Calibration
Page 5-5 Fig. 5-2
CHANGE: callout which reads Pin 'R' +5V to read:
Pin 'Q' +5V

ELECTRICAL PARTS LIST CORRECTION

CHANGE:

B1001 through B1054	150-0048-00	Incandescent, 683

ADD:

TK346	260-0638-00	Opens at 75°C ±3°C

SCHEMATIC CORRECTIONS



Diagram 2 Step Generator

CHANGE: pins 1, 2 and 3 of U3D to read:
13, 12 and 11, respectively.

ADD: the following information about the NUMBER OF STEPS switch, SW73A.

The positions of the NUMBER OF STEPS switch should be numbered consecutively from 1 to 10 starting from the top of the switch as drawn.

Diagram 3 Step Amplifier

CHANGE: part number of CURRENT LIMIT switch from SW182 to:
SW73B

Diagram 4 Step Gen Switching

CHANGE: connectors E and F on the Step Gen Amplitude Board to:
E becomes F
F becomes E

Diagram 5 Display Sens Switching

CHANGE: connectors T, U and W on the Partial Vert Current/Div Board to:
T becomes W
U becomes T
W becomes U



Diagram 9 Display Amplifiers

CHANGE: connectors G, M, H and L on the Partial Display Offset Board to:

G becomes M

M becomes G

H becomes L

L becomes H

Diagram 14 CRT Circuit

CHANGE: part number of 33 kΩ resistor connected to GEOMETRY adjustment R893 from R890 to:

R892



TEXT CORRECTION

Section 1 Specification

Page 1-1 Table 1-1

ADD: following footnote to Performance information under Collector Supply, Maximum Peak Current (Normal Mode) to read:

> With the PEAK POWER WATTS switch set to 50, only, it is possible to dissipate excess power within the collector supply when operating into a short or near shorted load. In such a case, the duty cycle must be limited to 50% at 25°C ambient or 25% at 40°C ambient. (A normal family of curves for a transistor will produce the effect of a duty cycle of between 50% and 25% even if operated continuously.) Maximum continuous operating time at rated current into a short circuit is 20 minutes at 25°C or 10 minutes at 40°C. Over dissipation of the collector supply will cause it to shut off and the yellow, COLLECTOR SUPPLY VOLTAGE DISABLED, light to turn on. No damage will result.

Page 1-2 Table 1-1

ADD: following footnote to Performance information under Step Generator, Maximum Current (Steps and Aiding Offset) to read:

> This specification pertains to instrument operation at ambient temperatures up to 30°C. At ambient temperatures between 30°C and 40°C, the instrument should not be operated for more than 15 minutes continuous while producing the maximum step generator output of 2 A. If it is desired to operate the step generator at this maximum level continuously, the duty cycle of the step generator output should be limited to no greater than 50%. A family of steps (such as 10 steps at 200 mA per step) automatically reduces the duty cycle to 50%. Exceeding the rating will temporarily shut off power to the entire instrument but no damage will result.

Page 1-2

CHANGE: Performance information under Step Generator, Ripple Plus Noise to read:

0.5% or less of AMPLITUDE switch setting, or less than 4 nA peak to peak.

Page 1-4

CHANGE: Characteristic Performance information under Displayed Noise Vertical to read:

1% or less, or less than:

	MAX PEAK VOLTS Switch Setting			
	15	75	350	1500
COLLECTOR (DC mode)	1 μA	1 μA	2 μA	5 μA
EMITTER (Leakage mode)	1 nA	1 nA	2 nA	5 nA

TEXT CORRECTION

Section 1 Specification

Page 1-4

CHANGE: Displayed Noise Horizontal to read:

Horizontal				
COLLECTOR	5 mV	5 mV	20 mV	200 mV
BASE	5 mV	5 mV	5 mV	5 mV