

INSTRUCTION MANUAL

Model 145

145-S-620, 145-S-872 & 145-S-1021
**20 MHz Pulse/Function
Generator**

© 1983 Wavetek

This document contains information proprietary to Wavetek and is provided solely for instrument operation and maintenance. The information in this document may not be duplicated in any manner without the prior approval in writing from Wavetek.


Model 145-S-620 is a standard Wavetek Model 145 modified to provide a SYMMETRY control on the rear panel. This control allows the waveform time symmetry to be continuously adjusted over a 19:1 to 1:19 range. When this control is switched on, the generator operates at approximately 1/10 of the selected frequency. All procedures and descriptions in this manual assume that the SYMMETRY control is in the OFF position.

Model 145-S-872 is identical to the standard Model 145 except for the addition of an elapsed time meter installed on the rear panel.

Model 145-S-1021 is identical to the standard Model 145 except for the addition of both the SYMMETRY control and an elapsed time meter installed on the rear panel.

Option parts lists, assembly drawings and schematics as well as those for the Standard Model 145 are contained in Section 7 of this manual.

**Wavetek
Instruments Division**
9045 Balboa Ave.
San Diego, CA 92123
Tel: (619) 279-2200
800-223-9885
Fax: (619) 565-7942



Model 145, 20 MHz Function/Pulse Generator

SECTION 1

GENERAL DESCRIPTION

1.1 THE MODEL 145

The Model 145 20 MHz Pulse/Function Generator has the versatility of output found in a function generator, plus the pulse characteristics of a pulse generator. It is a precision source of sine, triangle, balanced square, positive square and negative square waveforms, a source of dc levels and a source of normal and inverted pulses. All are front panel and remote control variable from 0.0001 Hz to 20 MHz (periods from 50 ns to 10,000s). Pulse widths are variable from 25 ns to 1 ms and pulse delays variable from 50 ns to 10 ms. Double pulses (two pulses per period) are also available with variable time between pulses. The logical complement of the pulse is selectable and either pulse or complement are output simultaneously as ECL, ECL, TTL, TTL and variable amplitude and offset pulses.

The amplitude controllable output of either waveform or pulse can be varied to 30 volts peak-to-peak (open circuit) and attenuated up to 80 dB. DC voltage or dc offset of signal is variable by front panel control and by external control between ± 15 volts (open circuit). The outputs are also triggerable for one or multiple cycles by front panel switch or remote signal. A voltage representing generator frequency and a TTL level sync pulse at the frequency of the generator are auxiliary outputs.

1.2 SPECIFICATIONS

1.2.1 Versatility

Instrument operates as either a function generator or pulse generator.

1.2.2 Function Generator

Waveforms

Selectable sine $\wedge V$, square $\square L$, triangle $\wedge V$, positive square $\square L$, negative square $\square L$ and dc. TTL sync pulse and fixed amplitude pulses of TTL, TTL, ECL and ECL, all simultaneously available with function output.

Operational Modes

Continuous: Generator oscillates continuously at selected frequency.

Triggered: Generator is quiescent until triggered by an

external signal or manual trigger, then generates one cycle at selected frequency.

Gated: As triggered mode, except generator oscillates for the duration of the gate signal.

Frequency Range

0.0001 Hz to 20 MHz in 10 overlapping ranges with approximately 1% vernier control.

Function Output

$\wedge V$, $\square L$, $\wedge V$ selectable and variable to 30 Vp-p (15 Vp-p into 50Ω). $\square L$, $\square L$, to 15 Vp (7.5 Vp into 50Ω). All waveforms and dc can supply 150 mA peak current and may be attenuated to 60 dB in 20 dB steps with an additional 20 dB vernier.

DC Output and DC Offset

Selectable thru FUNCTION OUT output. Controlled by front panel control or by applying an external voltage. Adjustable between a minimum of ± 14.4 Vdc (± 7.2 Vdc into 50Ω) with signal peak plus offset limited to ± 14.4 Vdc (± 7.2 Vdc into 50Ω). External offset sensitivity approximately -1 V/V with output into open circuit. DC offset and output waveform attenuated proportionately the 60 dB output attenuator.

Sync Output

A TTL level pulse. Will drive 50Ω termination.

GCV—Generator Controlled Voltage

At GCV OUT connector, a 0 to +2V signal proportional to generator frequency. 600Ω source impedance.

VCG—Voltage Controlled Generator

Up to 1000:1 frequency change with external 0 to 2 volt signal to VCG IN connector. Upper and lower frequencies limited to maximum and minimum of selected range.

Slew Rate: 2% of range per μs .

Linearity:

$\pm 0.2\%$ for 10 Hz to 200 kHz.

$\pm 0.75\%$ for 0.001 Hz to 2 MHz.

Impedance: 2 $k\Omega$.

Trigger and Gate

Input Range: 1 Vp-p to $\pm 10V$.

Impedance: 10 kΩ, 33 pF.
Pulse Width: 25 ns minimum.
Repetition Rate: 10 MHz maximum.
Adjustable Triggered Signal Start/Stop Point (sine and triangle only): Approximately -90° to +90° to 2 MHz.

1.2.3 Frequency Precision

Dial Accuracy

±3% of full range from X .01 Hz to X 1 MHz.
±5% of full range on X 10 MHz.

Time Symmetry

Square wave variation less than:
±1% from 0.001 Hz to 200 kHz
±0.5% from 20 Hz to 20 kHz

1.2.4 Amplitude Precision

Amplitude Change With Frequency

Sine variation less than:
±0.1 dB for 0.001 Hz to 200 kHz
±0.5 dB for 200 kHz to 2 MHz
±3.0 dB for 2 to 20 MHz

Step Attenuator Accuracy

0.3 dB per 20 dB step at 2 kHz.

1.2.5 Waveform Characteristics

Sine Distortion

<0.5% on X 100 Hz to X 10 kHz.
<1.0% on X .01 to X 10 Hz and X 100 kHz.
All harmonics 34 dB below fundamental on X 1 MHz.
All harmonics 26 dB below fundamental on X 10 MHz.

Square Wave Rise/Fall Times

At FUNCTION OUT <20 ns for 15V p-p output into 50Ω load.

1.2.6 Pulse Generator

Pulse Outputs

Variable amplitude pulse, and simultaneous fixed ECL, ECL, TTL and TTL pulses and TTL sync pulse. All outputs can drive 50Ω terminations.

Operational Modes

Continuous, triggered and gated plus the following.
Normal Pulse: Adjustable width pulse in phase with sync signal.
Delayed Pulse: Pulse delayed with respect to normal pulse. Pulse delay and pulse width adjustable.
Double Pulse: Two pulses for every period. Time between pulses and pulse width adjustable. Minimum period 100 ns.

Pulse Period Range

50 ns to 10,000s in 10 overlapping ranges with approximately 1% vernier control.

Pulse Width

25 ns to 1 ms in 5 overlapping ranges with vernier control. Includes OFF and square wave.

Pulse Delay

50 ns to 10 ms in 6 overlapping ranges with vernier control.

Duty Cycle

Duty cycles to 70% for periods > 100 ns (< 10 MHz); for periods < 100 ns (> 10 MHz) duty cycles are approximately 50%.

Function Output

Variable to 30V p-p (15V p-p into 50Ω). DC offset and attenuation are same as for function generator.

Pulse Rise/Fall Times

At FUNCTION OUT, <20 ns for 15V p-p output into 50Ω load.

1.2.7 General

Stability

Short Term: ±0.05% for 10 minutes.
Long Term: ±0.25% for 24 hours.
Percentages apply to amplitude, frequency and dc offset.

Environmental

Specifications apply at 23°C ± 5°C. Instrument will operate from 0°C to 50°C ambient temperatures.

Dimensions

28.6 cm (11 1/4 in.) wide; 13.3 cm (5 1/4 in.) high; 27.3 cm (10 3/4 in.) deep.

Weight

5 kg (11 lb) net; 6.6 kg (14 1/2 lb) shipping.

Power

90 to 105V, 108 to 126V, 198 to 231V and 216 to 252V selectable; 48 to 400 Hz; less than 30 watts.

NOTE

All specifications apply from 0.1 to 2.0 on frequency dial when FUNCTION OUT output is at maximum and 50Ω terminated. Function generator specifications apply when PULSE WIDTH control is OFF.




Figure 4-1. Overall Block Diagram

SECTION 4

CIRCUIT DESCRIPTION

4.1 BASIC WAVEFORM DEVELOPMENT

The heart of the generator (the bold path in figure 4-1) is a triangle and square wave generator. The triangle waves are developed by capacitor charging ramps that are alternately reversed in polarity. The polarity reversal is caused by a flip-flop circuit, or hysteresis switch, that in turn produces the square waves. The flip-flop changes states upon detecting amplitude limits of the charging ramps through the triangle amplifier.

As shown in figure 4-1, the VCG dial buffer sums the currents from the frequency dial, frequency vernier and VCG in connector. The VCG dial buffer is an inverting amplifier whose output voltage is used to control a positive current source and a negative current source. For symmetrical output waveforms, the currents from the two current sources are equal and directly proportional to the voltage of the VCG dial buffer output. The diode gate, which is controlled by the hysteresis switch, is used to switch the positive or the negative current to the integrating capacitor selected by the frequency multiplier. If the positive current is switched into the integrating capacitor, the voltage across the capacitor will rise linearly to generate the triangle rise transition. If the current is negative, the voltage across the integrating capacitor will fall linearly to produce the fall transition.

The triangle amplifier is a unity gain amplifier whose output is fed to the hysteresis switch. The hysteresis switch has two voltage limit points (+1.25 and -1.25V) at its input.

During the time the output voltage of the triangle amplifier is rising, the output voltage of the hysteresis switch is positive, but when the output voltage of the triangle reaches +1.25V, it triggers the hysteresis switch causing the output to switch negative. Once the control voltage into the diode gate becomes negative, it will switch the positive current out and switch the negative current in to the integrating capacitor, so that the voltage across the capacitor will reverse, starting a linear decrease of the waveform. When the decreasing voltage reaches -1.25V, the output of the hysteresis switch will switch back to positive, reversing the process. This action generates the triangle waveform as shown in figure 4-2. Since the output of the hysteresis switch is a square wave, the result is simultaneous generation of a square wave and a triangle wave at the same frequency.




Figure 4-2. Basic Generator and Timing Diagram

The output frequency is determined by the magnitude of the capacitor selected by the frequency multiplier and the magnitude of the positive and negative current sources. Since the current sources are linearly proportional to the control voltage of the VCG circuit, the output frequency will also be linearly proportional to the control voltage.

The output of the hysteresis switch is fed to the sync amplifier and also to the square wave shaper. The square wave shaper consists of a shaping circuit which limits the square wave output swing to $\pm 1.25V$. For positive pulse outputs, it limits the output voltage swing from -1.25 to 0V; and for negative pulse outputs, it limits the output voltage swing from 0 to +1.25V. The PULSE or PULSE from the auxiliary board are bipolar and processed as the square wave.

The triangle wave from the triangle amplifier is coupled through a buffer amplifier and made available to the function selector switch. The buffer amplifier provides a low impedance to drive the sine converter circuit. The sine converter, using the nonlinear characteristics of its diodes, converts the triangle wave into a sine wave.

The square wave from the sync amplifier, processed through a one-shot and the sync out buffer, is externally available at the sync out connector. The sync pulse, then, is a TTL level pulse output of the generator frequency.

4.2 AMPLITUDE OFFSET AND ATTENUATION

The selected waveform is inverted and amplified in the preamplifier. The preamplified waveform is sent to the output amplifier.

The output amplifier is an inverting amplifier with a current limiting output stage for short circuit protection. The dc offset control provides the offset to the selected waveforms center reference. The dc offset can be set by voltage at the external dc offset connector. The output amplifier establishes the generator 0 dB attenuation reference. An output attenuator decreases this reference amplitude in operator selected 20 dB steps. The attenuator consists of three voltage dividers. Attenuation between the steps is provided by the attenuation vernier.

4.3 TRIGGER AND GATE CONTROL

Generator operation is controlled by allowing or preventing the timing capacitor to charge. Figure 4-3 shows in detail this portion of the circuit. For continuous operation, the trigger amplifier maintains a positive level above the positive peak developed by the charging capacitors. This reverse biases (turns off) the start/stop diode, and the trigger amplifier does not interfere with continuous operation.

When the trigger amplifier outputs some level below the positive peak charging level, the diode is forward biased (turned on) to sink the integrating current from the current source, preventing the capacitors from charging to the positive peak. This stops waveform generation and holds the triangle output at some dc level called the trigger baseline. The trigger baseline is the level where a triangle waveform cycle starts and where it stops. This baseline is directly applicable to the triangle waveform and thus affects the sine wave. The square wave levels, output via the hysteresis switch, are not affected by the triangle baseline levels.

The normal trigger baseline is zero volts, analogous to 0° phase of a sine or triangle waveform. The trigger start/stop control offsets the trigger amplifier output and can change the baseline for starting and stopping a sine or triangle waveform from its negative peak (-90°) to its positive peak (+90°) range. At the extreme positive peak level setting though, the diode is again reverse biased and generator operation goes continuous.

When charging level is being held, the positive current generator still varies its output with corresponding frequency control inputs. These varying currents must be sunk through the diode to keep the timing capacitors from varying their charge, and thus varying the trigger baseline. The baseline compensation circuit monitors the output from the positive current generator to control the trigger amplifier and thus

control the necessary compensating current through the diode.

The trigger control logic determines that after a waveform starts, it always stops at a complete cycle and at the same phase at which it started. The trigger control logic latches the trigger amplifier for an enabling output from the time the cycle starts to when the negative peak of the last cycle is reached (just one cycle in the trigger mode). Upon reaching the negative peak, the timing capacitor continues charging positive again, but stops upon reaching the trigger baseline. A square wave from the hysteresis switch synchronizes the last negative peak time for unlatching the trigger amplifier for its trigger baseline output.

The generator mode control circuitry (not shown) determines whether the trigger control logic is to be fired for just one cycle, or is to be held on for the duration of the trigger input. When in gate mode, the trigger is directly coupled for controlling the trigger control logic. In the trigger mode, the squaring circuit output is converted by a one-shot to a narrow pulse which fires the trigger control logic.

The squaring circuit is a level detector that generates a square pulse for the duration of a trigger signal above the set trigger level. The pulse is also generated for the duration the manual trigger switch is held down in gate mode, and fires one cycle in triggered mode.

4.4 PULSE OUTPUTS

The pulse outputs are based on the square wave from the basic generator circuit (see figure 4-1); the pulse frequency is controlled by the frequency dial, frequency vernier and VCG voltage in the same manner as the waveforms. The square wave is first modified to the sync pulse by a one-shot circuit; then the normal/double/delayed pulse selector switch sets or inhibits AND gates to distribute the sync pulse to the delay one-shot and the width one-shot circuits. When the switch is in normal position, the sync pulse is gated to the width one-shot; the delay one-shot is bypassed. When the switch is in delayed position, the sync pulse is gated to the delay one-shot only. With the switch in the double position, the sync pulse is gated to both the delay and width one-shots.

Pulse width of the width and delay one-shot pulses can be varied by the front panel width and delay controls, respectively. The resulting pulse is gated by the selection of a pulse width value rather than the square wave (L) detent on the pulse width switch. The pulse or the basic generator square wave, as selected by the pulse width control, is sent to a buffer circuit and output as TTL, TTL, ECL and ECL pulses. The pulse or square wave is also routed to another buffer which is set by the selection of PULSE, PULSE or a

waveform with the front panel function switch. This output, a normal pulse or a complemented pulse, is routed to the square wave shaper and output, if selected, through the output amplifier as a variable amplitude pulse. The pulse modes of normal, delayed and double are shown as timing diagrams in figures 4-4, 4-5 and 4-6.

4.5 WIDTH AND DELAY ONE-SHOTS

The pulse width and delay one-shots feature front panel

adjustable current sources to regulate the capacitor charge time and as a result, the one-shot pulse width. The steady state condition of the one-shot circuit is as shown in figure 4-7: Upon triggering, \bar{Q} goes low, the switch transistor switches off and the capacitor begins to charge. When the voltage across the capacitor is sufficient, the level detector senses the set level, the flip-flop is cleared and the circuit reverts to its steady state condition. The duty cycle of the one-shots is limited by the capacitor discharge time when returning to steady state conditions.




Figure 4-3. Trigger Circuit and Timing




Figure 4-4. Normal Mode Timing




Figure 4-5. Delayed Mode Timing




Figure 4-6. Double Mode Timing





Figure 4-7. Width and Delay One-Shots

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.




3/16A 220-240 VAC
1. F1 - 3/8A 100-120 VAC


NOTE: UNLESS OTHERWISE SPECIFIED

DRAWN BY: <i>D. COOPER</i>		DATE: 4/97b
PROJ. NO.: 17		TITLE: WAVETEK SAN DIEGO, CALIFORNIA
RELEASE APPROV: <i>S. J. J.</i>		RELEASER SIGNATURE
SPECIFICATIONS REFERENCED:		RELEASER TITLE
NOTES: 1. USE THIS SHEET 2. SPECIFICATIONS OTHERWISE SPECIFIED 3. XYY 010 ANGLES 1 4. XYY 030		
FINISH: WAVETEK PROCESS		DO NOT SCALE DWG
		MODEL NO: 143145 0004-00-01/01 REV: G
SCALE: 1:1		CODE IDENT: 23338 SHEET: 1 OF 1

CUMENT CONTAINS PROPRIETARY INFORMATION
AND DESIGN RIGHTS BELONGING TO
THE GOVERNMENT OF THE UNITED STATES
AND MAY NOT BE REPRODUCED FOR ANY
EXCEPT CALIBRATION, OPERATION, AND
MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.



DETAIL VIEW "A"
(FRONT PANEL)



This diagram shows the rear view of the front panel assembly. It includes a detailed view of a circular component labeled R1, which has two small circles above it. A callout labeled "DETAIL 'F'" points to this area. Other labels include F1, J11, (J12), (J13), (J14), (J15), (J16), (J17), (J18), (J19), (J1REF), R1, (2), (3) (32), (3) (33), and (H). The diagram uses dashed lines to represent hidden parts and arrows to indicate assembly direction.


**5. AFTER INSTALLATION OF FRONT AND REAR FEET,
APPLY (1) DROP OF LOCTITE 243 (OR EQUIV.) TO SCREW
THREADS (Q). ALLOW 1 HR. MIN. TO DRY WITH FEET UP.**

-  **INSTALL ITEM 28 USING DOW CORNING RTV 3190 TO COVER, THEN APPLY INSULATOR. SEE **
-  **CEMENT ITEM G(2) TO ITEM 5 (RTV, BOTH SIDES)**
-  **MOUNT SWITCH TO PCB BOARD PRIOR TO INSTALLING FRONT PANEL USE NO. 2-56 X 1/4 PAN HEAD SCREW
NOTE: UNLESS OTHERWISE SPECIFIED WITH NUT (2)**


(2) (30)
 (2) (31)
 SOLDER LUG (31)

NOTES:
ALL CONNECTIONS TO BE MECHANICALLY
SECURE PRIOR TO SOLDERING
GROUND WIRES.

SEE DETAIL VIEW "A
(FOR FRONT PANEL)




P.C. BD. ASS'Y.(0102-00-0556 REF.)



DETAIL VIEW "B"
REAR PANEL


FOR WIRING SEE
DETAIL "D"



SEE SEPARATE PARTS LIST 1101-00-0575

SEPARATE PARTS LIST NOT 00-0575			
REMOVE ALL BURRS AND BREAK SHARP EDGES	PRINTED BY D. COOPER	DATE 4/4/74	
MATERIAL	PROD. ENCL. 3	RELEASE APPROV. 2-1-74	WAVETEK SAN DIEGO • CALIFORNIA
FINISH WAVETEK PROCESS	TOLERANCE UNLESS OTHERWISE SPECIFIED XXX .010 ANGLES:1° XX .005		
DO NOT SCALE DWG		MODEL NO. 145	DWG NO. 0102-00-0575 P
SCALE		COPY 1	SHEET 1 OF 2
		CODE 23338	

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVEtek AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION



THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVELET AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.

REV	ECN	BY	DATE	APP
B	ECN 1545	RC	6-6-7	1
C	ECN 1625	RC	12-3-7	1
D	ECN 1800	JRW	9-5-8	1
E	ECN 2089	DC	1-2-9	1
F	ECN 2125	LUT	4-17-0	1

D

D

C


C


B

B


A

A





THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.




NOTE: UNLESS OTHERWISE SPECIFIED

REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN COOPER	DATE 11/96
MATERIAL 145	RELEASE APPROVED J. COOPER 5-29-95	STYLUS
FINISH WAVETEK PROCESS	TOLERANCE UNLESS OTHERWISE SPECIFIED X .010 IN. ANGLES 1 XX .030	SCALE
DO NOT SCALE DWG	MODEL NO. 145/145	DWG NO. 0103.00-0556 U
SCALE	CODE 23338	PT. 1 SHEET 3 OF 4

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF WAVELET AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.


D



C

B


A



NOTE: UNLESS OTHERWISE SPECIFIED

PREAMP IN
(3B1)

REMOVE ALL BURRS AND BREAK SHARP EDGES		DRWLR D. COOPER	DATE 1/17/01
MATERIAL	PCBOARD	VERA	1/17/01
RELEASE APPROVED	3-22-77	RELEASER	
DELIVERED UNLESS OTHERWISE SPECIFIED	XXX - 910 ANGLES - 1	XX - 308	
DO NOT SCALE DWG	XXX - 910 ANGLES - 1	XX - 308	
SCALE	XXX - 910 ANGLES - 1	XX - 308	
MODEL NO.	143/145	DWG NO.	0103-00-0556
PRINT	1	EDITION	U
DRAWN	1/17/01	MODIFIED	1/17/01
DESIGNED	1/17/01	APPROVED	1/17/01
WAVELET	SAN DIEGO + CALIFORNIA	RELEASER	



MADE FROM 0100 00-0556-3F




REMOVE ALL BURRS AND BREAK SHARP EDGES		DRAWN	DATE
MATERIAL		PROJENGR	
RELEASE APPROV			
FINISH WAVETEK PROCESS		TOLERANCE UNLESS OTHERWISE SPECIFIED XXX DID ANGLES 1 XX DID	
		DO NOT SCALE DWG	MODEL NO. 145 Dwg NO. 1100-00-0556
		SCALE	1:1
		100% 2333B	Sheet 1/1

WAVETEK SAN DIEGO • CALIFORNIA
PCA,
GENERATOR BD

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.

8 7 6 5 4 3 2 1
REV ECR BY DATE APP

D



DETENT SHOWN FROM FRONT VIEW IN FULL COUNTER CLOCKWISE POSITION


NOTE: UNLESS OTHERWISE SPECIFIED

REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN: D. COOPER	DATE: 12/27/71
MATERIAL:	PCB LAYER	RELEASE APPROV:
F	1	✓
TOLERANCE UNLESS OTHERWISE SPECIFIED		
XX-X .010 ANGLES: ± .030		
DO NOT SCALE DWG		
FINISH:	WAVETEK PROCESS	SCALE:
DWG NO: 145		
CODE: 101-00-0556		
SHEET 2 OF 3		

WAVETEK SAN DIEGO • CALIFORNIA

ASSEMBLY GENERATOR BOARD

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE COPIED OR USED IN ANY REASON EXCEPT CALIBRATION, OPERATION AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.



REV	ECN	BY DATE APP
B	ECN 1674	RD 10/20/74
C	ECN 1800	JRM 9-5-81
D	ECN 2090	DC 12/28/81
E	ECN 2412	DC 1-2-82
F	ECN 2481	LOU 11-1-82
G	ECN 2801	DC 8/28/82
H	3/195, 3/196	KA 9/27/82
I	3/618 (C-III)	KA 9/27/82
J	ECN 4417	KA 1/4/85 AC
K	ECN 4674	KA 1/4/85 AC
L	4664	DAN 1/20/85 AC
M	7554	HT 1/1/84 AC
N	89-410	EG 1/1/84 XA


LAST REF DES USED


C67
CR36
FB9
IC14
R72
SV4
Q21
F2

REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN BY	DATE
MATERIAL	PART NUMBER	11/04/81
PRINTED APPROV		
3-23-77		
TOLERANCE UNLESS OTHERWISE SPECIFIED		
X .030 ANGLES < 1°		
XX .020		
DO NOT SCALE DWG		
SCALE		
FINISH	WAVETEK PROCESS	MODEL NO
WAVETEK		DWG NO
SCHEMATIC		143/145
TRIG/PULSE BOARD		0103-00-0565
CODE	23338	REV N
SHEET 1 OF 2		

4. RESISTORS ARE 1/8W, 1% MF
3. RESISTANCE IN OHMS
2. CAPACITANCE IN MICROFARADS
1. * - M.R. 10K RESISTORS

NOTE: UNLESS OTHERWISE SPECIFIED






MADE FROM 0100-00-0565-2G

REMOVE ALL BURRS AND BREAK SHARP EDGES		DRAWN
MATERIAL		PROJ ENGR
		RELEASE APPROV
FINISH WAVETEK PROCESS		TOLERANCE UNLESS OTHERWISE SPECIFIED XX .030 ANGLES 1 XX .030
DO NOT SCALE DWG		SCALE
145		MODEL NO 1100-00-0565
2338		DWG NO REV
		SHEET OF

WAVETEK SAN DIEGO, CALIFORNIA
PCA,
TRIG/PULSE BD


THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVELET AND IS NOT TO BE REPRODUCED FOR ANY PURPOSE EXCEPT CONTRACTUAL OPERATION AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.


REV ECRN BY DATE APP
A ECRN #89-262 MD 1/20/89



NOTE: UNLESS OTHERWISE SPECIFIED

- ** = NOMINAL VALUE CALLED OUT ON P/L.
- △ = MATCHED SET OF 3 RESISTORS
- △ = MATCHED PAIR OF FD-777 DIODES (OTHER ON SHT. 3 of 4)
- △ = SELECTED COMPONENT
- △ = MATCHED SET OF (2) 2N5485
- △ = MATCHED SET OF (2) 2N563
- △ = MATCHED SET OF (3) CAPACITORS
- △ = MATCHED SET OF (8) FD777 DIODES
- 1. DIODES ARE FD6666
- 2. RESISTORS ARE 1/8W, 1% MF
- 3. CAPACITANCE IN MICROFARADS
- 4. RESISTANCE IN OHMS






NOTE: UNLESS OTHERWISE SPECIFIED

REMOVE ALL BURRS AND MELT ALL SHARP EDGES	DRILL / .0125
MATERIAL	PIRELLAGE
HELMETIC ACTION	
TOLERANCE UNLESS OTHERWISE SPECIFIED	
OTHERWISE SPECIFIED	
ANGLES: 1 XX 0.0125	
DO NOT SCALE DRAWING	
SCALE: 1:1	145-S-620-1104-00-3245 A
145-S-620-1104-00-3245 A	145-S-620-1104-00-3245 A
23338	3 OF 4

WAVETEK SAN DIEGO • CALIFORNIA
SCHEMATIC GENERATOR BOARD

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVEtek AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.

OUTPUT AMPLIFIER




OUTPUT ATTENUATOR

SINE CONVERTER

V PRE-AMPLIFIER

+




LAST REF. DES. USED

Q51
R283 *NOT USED:*
C112 *C100*
CR46 *C15, C23,*
F-3A *R87, R90, R280, R223*

REDO ALL BURS AND BREAK SHARP EDGES		DRAWN BY MELISSA SMITH	DATE 10/15/01
MATERIAL:		PREDATOR	TITLE WAVETEK SAN DIEGO + CALIFORNIA
		RELEASE APPROV:	SCHEMATIC C
		TO SCALE UNLESS OTHERWISE SPECIFIED XXX : 1:010	GENERATOR BOARD
FINISH WAVETEK PROCESS		ANGLES 1° 2° 3°	
		DO NOT SCALE DWG	MODEL NO. 145-5-620
		SCALE	DWG NO. 1104-00-3245
			REV. A
		DESIGNER 23338	
		IDENT	SHEET 4 OF 4

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION
AND DESIGN RIGHTS BELONGING TO WAVEtek AND MAY NOT
BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION,
OPERATION, AND MAINTENANCE WITHOUT WRITTEN AU-
THORIZATION

REV	ECO	BY	DATE	APP
A	ECO #89-262	MS	7/24/89	DOMB




FOR INSTALLATION
SEE SHT 3 of 3
(REF:#12)


! TURN TO FULL COUNTER CLOCKWISE POSITION THEN TURN BACK CLOCKWISE ONE POSITION TO INSTALL BOTH STOPS.

NOTE UNLESS OTHERWISE SPECIFIED


THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVELET AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.



TYPICAL HARDWARE STACK-UP



*DETENT SHOWN FROM
FRONT VIEW IN FULL COUNTER
CLOCKWISE POSITION*



NOTE UNLESS OTHERWISE SPECIFIED

REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN BY MELISSA SMITH	DATZ <i>7/20/04</i>
MATERIAL	PROV/NR	TITLE
<i>A</i>	RELEASE APPROV	
FINISH WAVETEK PROCESS	TOLERANCE UNLESS OTHERWISE SPECIFIED XX .030 ANGLES 1° XX .030	ASSEMBLY GENERATOR BOARD
<i>A</i>	DO NOT SCALE DRAW	MODEL NO.
SCALE		DWG NO.
		REF.
	145-S-620	1001-00-3245