FM MODULATOR CONTROLLER

GENERAL DESCRIPTION

The TDA2507 accepts FM signals that are sequentially modulated by two alternating subcarrier frequencies (SECAM signals) and provides sequential DC output levels to control the FM modulator.

The IC is intended for use with the SECAM encoder TDA2506 but can be adapted for other applications. Timing reference pulses from the modulator are required.

Two frequency reference phase-lock loops are contained within the IC; one for 4.40625 MHz, and the for 4.250 MHz. Other frequencies can be accomplished by using external reference sources.

UICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pin 3)		$V_{P} = V_{3-6}$	4.75	5.0	7.0	V
Supply current	$V_P = 5 V; both$		1	evenues.		
	PLL circuits on	13	- +	40	-	mA
Reference voltage	tector of the dial	V ₂₋₆	3.34	3.45	3.56	V
Storage temperature range	hereite ihr eine hereite herei	Tsta	-55		+ 150	oC
Operating ambient temperature range		T _{amb}	-25	-	+ 70	oC

These and of phase //Phounter intects, in the function of the boos are closed by charge purpoint the or rectilie to a them the phase / requiring / report outputs. The centre frequencies of the goods of an analysis where the phase / requiring / report outputs. The centre frequencies of the goods of an analysis where the phase / requiring and phase (4.260.2612). The centre frequencies of the goods on ow the inference mailer or return the grademains of the therboos for the 6.25 kHz (4.27). associate inference mailer or return the grademains of the therboos for the 6.25 kHz (4.27). associate inference mailer of the phase / returns a second outputs. The reference signals to both shear free interactors are phased from the increasing ages input at phase for 3.

Han and phase/ frequency detector clicatinicate be switched off by connecting pige 0 to \$ 8 . This leaves built the VCO of each Rullin product and allows external signals to be injecting of a range of the second for turning the pacifications.

arence volumperation of the second state of th

shake requires memory and 9.75 mm the rene interance inequalities from the two VCOs and speaks 0'R and 0'b) from the TDA. Set modulator. The stands second one at a time to laxer output in a should be determined by the timing pulses from TDA2506. The levels of specifies (pip 8) are used in the pulse specific to generate enable pulse. For the multiplexer hand 3), the multiplexer output sets enable as follows:

CAGE OUTLINES

2507 : 16-lead DIL; plastic (with internal heat spreader) (SOT38). 2507T: 16-lead mini-pack; plastic (SO16L; SOT162A).

1163



Fig.1 Block diag

1164

PINNING

Pin functions

pin description

- 1 FM signal input (from TDA2506)
- 2 Reference voltage output
- 3 Positive supply voltage
- 4 Horizontal sync output (f_H = 4 406.250/282 = 15.625 kHz)
- 5 Timing pulse input (from TDA2506)
- 6 Ground
- 7 Control signal output to TDA2506 via low-pass filter
- 8 Input to synchronous demodulator from band-pass filter
- 9 Output to band-pass filter
- Supply voltage for the divider stages and phase/frequency detectors of the two phase-lock loops (PLL)
- Tuning capacitor for the 4.250 MHz reference oscillator
- Filter for the phase/frequency detector of the 4.250 MHz phase-lock loop
- Horizontal sync input (f_H)
- 4 Supply voltage for the two reference oscillators
- 5 Tuning capacitor for the 4.40625 MHz reference oscillator
- Filter for the phase/frequency detector of the 4.40625 MHz phase-lock loop.

FUNCTIONAL DESCRIPTION

Phase-lock loops

The two phase-lock loops each comprise a voltage-controlled reference oscillator, two frequency sivilar stages and a phase/frequency detector circuit. The loops are closed by charge pumping the efference oscillators from the phase/frequency detector outputs. The centre frequencies of the loops are set by external capacitors at pin 15 (4.40625 MHz) and pin 11 (4.250 MHz). The divider stages which follow the reference oscillators reduce the frequencies of both the loops to 15.625 kHz (f_H) at their respective inputs to the phase/frequency detectors. The reference signals to both phase/frequency detectors are obtained from the horizontal sync input at pin 13.

The divider and phase/frequency detector circuits can be switched off by connecting pin 10 to round. This leaves only the VCO of each PLL in circuit and allows external signals to be injected at ans 15 and 11, or crystals to be used for tuning the oscillators.

The accuracy of crystal tuning using only one crystal can be obtained by connecting pins 10, 14 and 16 the reference voltage at pin 2 and connecting a 4.40625 MHz crystal to pin 15. The 4.250 MHz PLL will follow the crystal-derived f_H reference from pin 4 via pin 13 and its phase/frequency etector.

Multiplexer and pulse shaper

The multiplexer receives the 4.40625 and 4.250 MHz reference frequencies from the two VCOs and FM signals $D'R^*$ and $D'B^*$ from the TDA2506 modulator. The signals are gated one at a time to the multiplexer output in a sequence determined by the timing pulses from TDA2506. The levels of the timing pulses (pin 5) are used in the pulse shaper to generate enable pulses for the multiplexer see Figs 2 and 3). The multiplexer output sequence is as follows:

40625 MHz (2 lines); D'_{R} * FM signal (1 line); 4.250 MHz (2 lines); D'_{R} * FM signal (1 line); meating. The selection of D'_{R} * or D'_{R} * FM signal is a feature of the timing of the input at pin 5.

Minodulator controller.









Divide-by-two stage and synchronous demodulator

The divide-by-two stage halves the frequencies present in the multiplexer output and equalizes the amplitude and pulse shapes of the sequential signals.

Demodulation of the multiplexed signal is performed by filtering the signal via a 2.17 MHz band-pass filter (between pins 8 and 9) and using this filtered signal as a synchronous switch for the main signal The DC level of the signal from pin 9 is referred externally to the reference voltage from pin 2. An external low-pass filter is required for the output signal from pin 7.

RATINGS Of anig galtoennon,vd benietdo

Limiting values in accordance with the Absolute Maximum Rating system IEC 134

parameter	symbol	min.	max.	unit
Supply voltage (pin 3)	VP	_	13.2	V
Total power dissipation	P _{tot}	s a bris d Se se	W	
Operating ambient temperature range of Storage temperature range	T _{amb}	-25	+ 70	0C

(2 lines); D'R* FM signal (1 line员 登录的 MHz (2 lines); D'B* FM signal (1 line); selection of D'o* or D'o* FM signal is a feature of the timing of the input at pin 5

CHARACTERISTICS

 $V_P = V_{3-6} = 5 V$; $T_{amb} = 25 \circ C$; all voltages are with reference to ground; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supplies as at a	M) = 6.8 p	1.0	¥2	8	-	- W)
Supply voltage (pin 3)	B30nF	VP	4.75	5.0	7.0	V
Supply current	$V_{14} = V_{10} = V_2$	IP	1 84H	35	- 191, 7139 - 19 19 - 199	mA
Supply current	$V_{14} = V_2$	IP //	Dieboard	20		mA
Reference voltage (pin 2)	180 pt	V ₂₋₆	3.34	3.45	3.56	V
Phase-lock loops		VA II				. (² . 1
DC voltage output level	12 11 11	6				
pin 11 pin 15	07 4	V ₁₁₋₆ V ₁₅₋₆	2.4 2.4	2.6 2.6	2.8 2.8	V V
Amplitude of oscillation (peak-to-peak value)	<u>ا کا</u> 15) ع	y 001 - 8	95	0	(5 0 8-
pin 11 pin 15 pointereb reveal date 1	timing and the second	V _{11(p-p)} V _{15(p-p)}	a ≂ ii 19 7 19va:	130 130	127 <u>77</u> 10 <u>1</u>	mV mV
Input current (TTOBSAGT),	see Fig.5	1 33 of 25	80F . (N	DARS		
pin 11	$V_{12-6} = 1.5 V$	111	- 4	130	-	μA
pin 15	v16-6 = 1.5 v	LOW-PASS I	N.TER	130	12805	μA
pin 12		V12	0.8	_	19	v
pin 16		V16	0.8	-	1.9	V
Output resistance at pin 4	V4 = HIGH	R ₄	5.1	6.8	8.5	kΩ
Input resistance at pin 13	en e stade de service de s	R ₁₃	200	_	_	kΩ
Amplitude of f _H pulse required at pin 13	note 1	V ₁₃	2	7 ₁₅ <26	<u>tr</u> V	v
FM input buffer (pin 1)		liebleb	1	1		0 (tà 1)
Input resistance	VerVia (V)	R ₁	180			kΩ
Switching level of FM input		V1 0.8	2.2	2.3	2.4	V
Required input amplitude		V1	0.5	-	2.0	V
Pulse shaper input (pin 5)	72805617	- 0.6			41.4	- 2:10
Input resistance	$\langle X \rangle$	R5	200	-	- :	kΩ
Demodulator		0.2				
Sink current at pin 9 into divide-by-two circuit	Vg = LOW	ine La and Ig	0.6	0.9	1.2 ¹ 6	mA
Demodulator input bias voltage at pin 8	frequen	V ₈	1.60	1.68	1.76	V
Demodulator output current from pin 7 output current at A output current at B	see Fig.6	band-pass —I7 I7	0.6 1.2	0.9 0.9	1.2 0.6	mA mA

Note to the characteristics

1. Duty factor and timing not important.

modulate r controller



nerre characteristics

and timing not important







CKAGE OUTLINE