NEW TECHNICAL THEORY FOR SERVICING

DTX-10

OPERATION MANUAL

1. BLOCK DIAGRAM & CIRCUIT DIAGRAMS

1-1. BLOCK DIAGRAM







Fig. 1-1










Fig. 1-3

2. BASIC DATA FORMAT

This unit uses a new mechanism featuring NT (non-tracking) system. Although it is used only for playback, prerecorded tapes to be used are the same as conventional ones. In this section, the DAT format is explained.

2-1. MAIN SPECIFICATIONS

Table 2-1

Mode		DAT (I	REC/PB mode)		Pre-record	led tape (PB mode only)		
Item	Standard	Option 1	Option 2	Option 3	Normal track	Wide track		
Number of channels (CH)	2	2	2	4	2	4		
Sampling frequency (kHz)	48	32	32	32	•	44.1		
Quantization bits (bit)	16 (linear)	16 (tinear)	12 (non-linear)	12 (non-linear)	16 (linear)	16 (linear)		
Linear recording density (KBPI)	61.0		61.0	61.1				
Surface recording density (MBPI ²)	114		114	76				
Transmission rate (MBPS)	2.46	2.46		2.46				
Sub-code capacity (KBPS)	273.1	273.1		273.1				
Modulation method			·	8-10 conversion				
Correction method			Doub	le Read -Solomon	mode			
Tracking method			 .	Area division AT	F			
Cassette size (mm)				73 x 54 x 10.5				
Recording time (min)	120	120	240	120	120	80		
Tape width (mm)			<u>'</u>	3.81	I.			
Tape type			Metal powder	r		Oxide tape		
Tape thickness (µm)				13±1μ	•			
Tape speed (mm/s)	8.15	8.15	4.075	8.15	8.15	12.225		
Track pitch (µm)			13.591	20.41				
Track angle				6°23'29.4"				
Standard drum specification				¢ 30 90° w⊤ap				
Drum speed (rpm)	2,0	000	1,000	2,000		2,000		
Relative speed (m/s)	3.1	133	1.567	3.133	3.133	3.129		
Head azimuth angle	·			± 20°	L			




Fig. 2-1

Table 2-2

	_					_	_	_	_						
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
		(SUB-1)			(ATF)	L		(PCM)		(ATF)			(SUB-2)		

		Frequency	*Angle (deg)	Number of blocks	Time (µs)
1	MARGIN	1/2 fch	5.051	11	420.9
2	PLL (SUB)	1/2 fch	0.918	2	76.5
3	SUB-1		3.673	8	306.1
4	POST AMBLE	1/2 fch	0.459	1	38.3
5	IBG	1/6 fch	1.378	3	114.8
6	ATF		2.296	5	191.3
7	IBG	1/6 fch	1.378	3	114.8
8	PLL (PCM)	1/2 fch	0.918	2	76.5
9	PCM		58.776	128	4898.0
10	IBG	1/6 fch	1.378	3	114.8
11	ATF	<u></u>	2.296	5	191.3
12	IBG	1/6 fch	1.378	3	114.8
13	PLL (SUB)	1/2 fch	0.918	2	76.5
14	SUB-2		3.673	. 8	306.1
15	POST AMBLE	1/2 fch	0.459	1	38.3
16	MARGIN	1/2 fch	5.051	11	420.9
	Total		90	196	7500

Recording density 61.0 KBPI fch 9.408MHz

^{*} Value obtained by using $\phi 30$, 90° wrap angle, 2000 rpm cylinder.

2-3. MAIN DATA (PCM DATA)

2-3-1. Main data area format




Fig. 2-2 Main data area format

Table 2-3

	Application	Bit allocation
ID1	Emphasis	B5, B4
		0 0 : Not used, OFF
		0 1 : 50/15 μs
ID2	Sampling frequency	В7, В6
		0 0: 48 kHz
	·	0 1 : 44.1 kHz
		1 0 : 32 kHz
ID3	Number of channels	B5, B6
		0 0 : 2 channels
		0 1: 4 channels
ID4	Quantization	B7, B6
		0 0 : 16 bits, linear
		0 1 : 12 bits, non-linear
ID5	Track pitch	B5, B4
		0 0 : Normal track mode
		0 1: Wide track mode
ID6	Digital copy	B7, B6
		0 0 : Permit
		1 0 : Inhibit
		1 1: Permit only for 1 generation
ID7	Pack	B5, B4
		Contents of pack

Table 2-4

	0	1	2	3		51	52	53		75	76	77		126	127	
0	$D_{0,0}$	D _{1.0}	D _{2,0}	D _{3,0}	- 	D _{51,0}	Q53,0	Q _{53,0}	┌┼	Q _{75.0}	D _{76,0}	D77,0	{}	D _{126,0}	D _{127.0}	—
1	$D_{0,1}$	$D_{1.1}$	$D_{2,1}$	D _{3.1}		D _{51,1}	Q _{52,1}	Q _{53.1}		Q _{75.1}	D _{76,1}	D _{77,1}		D _{126.1}	D127.1	
2	$D_{0,2}$	$D_{1,2}$	D _{2,2}	D _{3.2}		D _{51,2}	$Q_{52,2}$	Q53,2		Q _{75,2}	D76.2	D _{77,2}		D _{126,2}	D _{127,2}	
3	$D_{0,3}$	$D_{1,3}$	$D_{2,3}$	D _{3,3}		D _{51,3}	Q52,3	$Q_{53,3}$		Q75.3	D76,3	D77,3		D _{126,3}	D _{127.3}	
4	D _{0,4}	$D_{1,3}$	D _{2.4}	D _{3,4}		D _{51.4}	Q52,4	Q _{53,4}		Q75.4	D76,4	D77,4		D _{126,4}	D _{127,4}	
5	$D_{0,5}$	D _{1.5}	$D_{2,5}$	D _{3,5}		D _{51,5}	Q52,5	Q53.5		Q _{75,5}	D _{76.5}	D _{77,5}		D _{126,5}	D _{127,5}	
6	$D_{0,6}$	$D_{1,6}$	D2,6	D _{3,6}		D _{51,6}	Q _{52,6}	Q53,6		Q _{75,6}	D76,0	D77,6		D _{126,6}	D _{127.6}	
7	D _{0,7}	D _{1,7}	$D_{2,7}$	D _{3,7}		D _{51.7}	$Q_{52,7}$	Q53,7		Q75,7	D76,7	D77,7		D _{126,7}	D _{127,7}	
8	D _{0,8}	D _{1,8}	$D_{2,8}$	D _{3,8}		$D_{51,8}$	Q _{52.8}	Q53,8		Q _{75,8}	D _{76,8}	D _{77,8}		D _{126,8}	D _{127.8}	
9	$D_{0,9}$	$D_{1,9}$	D _{2,9}	$D_{3,9}$		D _{51,9}	Q52,9	Q53,9		Q _{75,9}	D _{26.9}	D _{77,9}		D _{126.9}	D _{127,9}	
10	D _{0,10}	$D_{1,10}$	D _{2,10}	$D_{3,10}$		D _{51,10}	Q _{52,10}	Q _{58,10}		Q _{75,10}	D _{76,10}	D77,10		D _{126,10}	D _{127,10}	
11	$D_{0,11}$	$D_{1.11}$	D _{2,11}	D _{3,11}		D _{51,11}	$Q_{52,11}$	Q53.11		Q75,11	D _{76,11}	D _{77,11}		D _{126,11}	D _{127.11}	
12	D _{0,1 2}	D _{1,12}	$D_{2,12}$	D _{3,12}		D _{51,12}	$Q_{52,12}$	Q _{53,12}		Q _{75,12}	D _{76,12}	$D_{77,12}$		D _{126,12}	D _{127,12}	
13	D _{0,13}	D _{1,13}	D _{2.13}	D _{3,13}		$D_{51,13}$	Q _{52,13}	Q53,13		Q _{75,18}	_	D _{77,13}		D _{126,18}	D _{127,13}	<u>∞</u>
14	D _{0,1 4}	D _{1,14}	D _{2,14}	D _{3,14}		D _{51,14}	Q52,14	$\mathbf{Q_{53.14}}$		Q _{75,14}	D _{76,14}	D _{77,14}		D _{126,14}	D _{127.14}	symbols)
15	$D_{0,15}$	D _{1,15}	D _{2,15}	D _{3,15}		D _{51,15}	Q52,15	Q _{58,15}		Q _{75,15}	D _{76,15}	D _{77.15}		D _{126,15}	D _{127,15}	Syn
16	D _{0,1.6}	D _{1,16}	$D_{2,16}$	D _{3.1 6}		$D_{51,16}$	Q _{52,16}	Q53,16		Q _{75,16}	D _{76,16}	D _{77,16}		D _{126,16}	D _{127,16}	32
17	$D_{0,17}$	D _{1,17}	D _{2.17}	D _{3,17}		D _{51,17}	Q _{52,17}	$Q_{53.17}$		Q75.17	D76,17	D77,17		D _{126,17}	D _{127,17}	<u> </u>
18	$D_{0,18}$	$D_{1,18}$	$D_{2,18}$	D _{3.18}		D _{51,18}	Q _{52,18}	Q53.18		Q _{75.18}	D _{76,18}	D _{77,16}		D _{126,18}	D _{127.18}	block
19	D _{0,19}	D _{1.19}	$D_{2,19}$	D _{3,19}		D _{51,19}	$Q_{52,19}$	Q _{58.19}		Q _{75,19}	D _{76,19}	D _{77,19}		D _{126,19}	D _{127,19}	ᆁ
20	$D_{0,20}$	$D_{1,20}$	D _{2.20}	D _{3,20}		$D_{51,20}$	$Q_{52,20}$	Q53,20		Q _{75,20}	D _{76,20}	D _{77,20}		D _{126,20}	D _{127,20}	
21	$D_{0,21}$	D _{1,21}	$D_{2,21}$	D _{3,21}		D _{51,21}	$\mathbf{Q}_{52,21}$	$Q_{53,21}$		Q _{75,21}	D _{76.21}	D _{77,21}		D _{126,21}	D _{127.21}	
22	D _{0,22}	$D_{1,22}$	$D_{2,22}$	D3.22		D _{51,22}	$\mathbf{Q}_{52,22}$	$\mathbf{Q_{53,22}}$		Q _{75,22}	D _{76,22}	D _{77,22}		D _{126,22}	D _{127,22}	
23	D _{0,23}	D _{1,23}	D _{2,23}	D _{3,23}		$D_{51,23}$	$\mathbf{Q}_{52,23}$	Q53.23		Q _{75,28}	D _{76,23}	D77,23		D _{126,23}	D _{127,23}	1
24	D _{0,24}	P _{1,24}	D _{2,24}	P _{3,24}		P _{51,24}	$Q_{52,24}$	P _{53.24}		P 75,24	D _{76,24}	P77,24		D _{126,24}	P _{127,24}	
25	D _{0.25}	P _{1,25}	D _{2,25}	P _{3,25}		P _{51,25}	$\mathbf{Q}_{52,25}$	P _{53.25}		P 75,25	D _{76,25}	P77,25		D _{126.25}	P _{127,25}	
26	D _{0,26}	P _{1,26}	$D_{2,26}$	P _{3,26}		P _{51.26}	$Q_{52.26}$	P _{58,26}		P75,26	D _{76,26}	P77,28		D _{126,26}	P _{127,26}	
27	D _{0,27}	P _{1.27}	D _{2,27}	P _{3,27}		P51,27	Q _{52,27}	P _{53.27}		P 75,27	D _{76,27}	P77,27		D _{126,27}	P _{127,27}	1 1
28	$D_{0,28}$	P _{1.28}	D _{2,28}	P _{3,28}		P _{51,28}	Q _{52,28}	P _{53,28}		P 75,28	D _{76,28}	P _{77,28}		D _{126,28}	P _{127,28}	1]
29	D _{0,29}	P _{1,29}	D _{2,29}	P _{3,29}		P _{51.29}	$Q_{52,29}$	P _{53,29}		P _{75,29}	D _{76,29}	P77,29		D _{126,29}	P _{127,29}]
30	$D_{0,30}$	P _{1.30}	$D_{2,30}$	P _{3,30}		P _{51,80}	$Q_{52,30}$	P _{53.30}		P 75, 30	D _{76,31}	P77,30	,	D _{126,30}	P _{127.80}	1
31	D _{0,31}	P _{1,31}	D _{2.31}	P _{3,31}	1.	P _{51.31}	Q52,31	P _{53.31}	(_	P _{75,31}	D _{76,31}	P77,81	"	D _{126.31}	P _{127,31}	1 ₩
					7,-				7,-				,	•		<u> </u>
								128	blocks	i						
													-	•••		1

D:Data P:C1 parity

Q:C2 parity

2-4. SUB DATA

2-4-1. Sub data area format




Fig. 2-3 Sub data area format

2-4-2. Contents of control ID

Table 2-5

Bit	Item	Contents
B4	TOC-ID	With/without TOC recording
B5	Skip ID	1: Fast-forward to the next S-ID
В6	Start ID (S-ID)	Start of music
В7	Priority ID	With/without after-recording of music No.

2-4-3. Sub data allocation

Table 2-6

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
0	SD _{0,0}	SD _{1,0}	SD _{2,0}	SD _{8,0}	SD _{4.0}	SD _{5,0}	SD _{6,0}	SD _{7,0}	SD _{8,0}	SD _{9,0}	SD _{10.0}	SD _{11,0}	SD _{12,0}	SD _{18,0}	SD _{14,0}	SD _{15,0}	A
1	$SD_{0,1}$	SD _{1.1}	SD _{2,1}	SD _{3,1}					- 	SD _{0,1}							
2	SD _{0,2}	SD _{1,2}	SD 2,2	SD _{3,2}					SD _{6,2}	SD _{9,2}							
3	SD _{0,8}	SD _{1,8}	SD _{2,8}	SD _{3,3}					SD _{8,3}	SD _{9,3}							
4	SD _{6,4}	SD _{1.4}	SD _{2,4}	SD _{3,4}					SD _{8,4}	SD _{9,4}							
5	SD _{0,5}	SD _{1,5}	SD _{2,5}	SD _{3,5}	· ·				SD _{8,5}	SD _{9,5}				[
6	$SD_{0,6}$		$SD_{2,6}$	SD _{3,6}				j	SD _{8,6}	SD _{9,0}					,		i
7	$SD_{0,7}$	SD _{1,7}		SD _{8.7}					SD _{8.7}	SD _{9,7}							
8		SD _{1,8}		SD _{8,8}			!		SD _{8,8}	SD _{9,8}		•			1		1 1
8	SD_{0p}	SD _{1,9}	SD _{2.9}	SD _{9,9}				į	SD _{8.9}	\$D _{9,9}							
10	SD _{0,10}	SD _{1,10}	SD _{2,10}	SD _{8,10}					SD _{8,10}	SD _{9,10}							
11	SD _{0,11}	SD _{1,11}	SD _{2,11}	SD _{8,11}					SD _{8,11}	SD _{9.11}							
12	SD _{0,12}	$SD_{1,12}$	SD _{2,12}	SD _{3,12}					SD _{8,12}	$SD_{9,12}$							
13	SD _{0,18}	SD _{1,18}	SD _{2,18}	SD _{3.13}		'			SD _{9,13}	SD _{9,13}		'					<u>용</u>
14	SD _{0,14}	SD _{1,14}	SD _{2,14}	SD _{8,14}					SDa.14	$SD_{9,14}$							block (= 32 symbols)
15	SD _{0,15}				7)	7)	SD _{8,15}	SD _{9,15}	1	1)	1))	\$
16	SD _{0.16}	$SD_{1,10}$	\$D _{2,16}	SD _{8,16}	,	١,	,	١,	SD _{8,16}	SD _{9,16}	`	`	`	`	` `	'	<u> </u>
17	SD _{0,17}	SD _{1,17}	SD _{2,17}	SD _{8,17}					SD _{8,17}	SD _{0,17}							اچا
18	SD _{0,18}	$SD_{1,10}$	SD _{2,18}	SD _{8,18}					SD _{8,16}	SD _{9,18}							। इ
19	$SD_{0,19}$	SD _{1,19}	SD _{2,10}	SD _{8,19}					SD _{8,19}	SD _{0,19}					İ	1	
20	SD _{0,20}	SD _{1,20}	SD _{2,20}	SD _{8,20}				l	SD _{8.20} .	SD _{9,20}							1 1
21	SD _{0,21}	$SD_{1,21}$	SD _{2,21}	SD _{3,21}					SD _{8,21}	\$D _{9,21}							
22	SD _{0.22}	SD _{1,22}	SD _{2,22}	SD _{8,22}				1	SD _{6,22}	SD _{9,22}				İ			
23	$SD_{0,28}$	SD _{1,28}	SD _{2,28}	SD _{3,28}]				SD _{8,28}	SD _{9,28}			İ				
24	SD _{0,24}	SP _{1,24}	SD _{2,34}	SP 3,24	ŀ	l		ļ	SD _{8,24}	SP _{9,24}			İ				11
25	SD _{0,25}	SP _{1,25}	SD _{2,25}					İ	SD _{8,25}	SP _{9,25}				1			
26	SD _{0,26}	SP _{1,26}	SD _{2,26}]					SD _{8.26}	$SP_{9,20}$			1			1	
27	SD _{0,27}	SP1,27	SD _{2,27}	,	•	1]	SD _{8,27}	SP _{0,27}							l l
28	SD _{0,28}	SP _{1,28}	SD _{2,28}	{		1	İ		SD _{0,23}	SP _{9,28}							1
29	SD _{0,20}	SP _{1,29}	SD _{2,29}						SD _{8,29}	SP _{9,20}					1		1
30			SD _{2,30}	1					SD _{8,80}	SP _{9,30}				l]
31					SD _{4, 22}	SP _{5,86}	SD _{6,31}	SP 7,32	SD _{0,30}	SP _{0,31}	SD _{10,31}	SP11,81	SD12.81	SP18,8	SD _{14,31}	SP _{18,34}	
	I		S	ub-dat	a area	ı 1			- 		su	b-data	area	2			
	-=			8 bl	ocks				' } ' ■			8 bk	ocks				1

SD: Data SP: Parity

3. NT (NON-TRACKING) PLAYBACK

3-1. DOUBLE DENSITY SCAN




Fig. 3-1


The above shows the comparison of playback waveforms obtained by previous 30¢ drum and the 15¢ drum used in this unit. In either type of drum, the relative speed of the head and tape remains unchanged, as shown below.

$$Vr = 30 \times \pi \times \frac{2000}{60} = 15 \times \pi \times \frac{4000}{60} = 3.1 \text{m/sec}$$

The RF waveform which is read by each head is the same. But the tape speed is the same so the head of this unit traces on the tape twice in 30 msec while changing its position by a half of tape width.

Each block on recorded track is subjected to C1 parity check, and a good one obtained by tracing twice is written in RAM which is combined as a playback data. This is called the double density scan.

In the following, the first trace is called the A, B scan and the second one is called the A', B' scan for convenience.



(RF waveform which has been played back)

Fig. 3-2

The relation between the recording track on tape and the phase of the head is explained below.

Suppose that the A head is on-track at A track (The signal on B track is not read by the A head because of the azimuth effect). In this case, no signals are read by A' head which passes through the B track.

Also, B and B' heads are traced on the B track while off-tracking by a half, so the output from the head becomes smaller than that at on-track (the error rate becomes worse). But, it can be read twice and the good ones are combined together on the RAM, therefore, the combined error rate is improved as compared with that obtained by reading once as in the case of A and A' heads.

In this system, the playback head width is as large as $28.5\mu m$ for the recording track width of $13.6\mu m$ while the previous type of head width is $20\mu m$, so the head output is practically unchanged when the head is slightly off-tracking.

As explained above, the data can be read by the double density scan in any relation between the recording track and the phase of the head.

In the long-time playback mode, the drum speed is the same while the tape feed is reduced to 1/2 of that in normal mode. In this way, the data is read 4 times and hence the error rate is further improved.

3-2. NT PLAYBACK PROCESS

The main data recorded on tape contains 2-position data, a frame address showing the data on the designated track and a block address showing the data of the designated block in the track, in addition to music signals.

By using these address data, any data which are read abruptly in terms of time, which are arranged on tape independently of the actual recording order, can be arranged in a correct order.




Fig. 3-3

As shown in the above diagram, when the tracing angle of the playback head is largely deviated from the recorded track, the order of recording the signal differs from the order of reproducing, which makes it impossible to reproduce the tape normally (in the case of VTR, a playback picture with noise bars like a picture search appears).

The NT playback process which has been developed this time is such that even a data which was read as shown in the above diagram can be stored in RAM so that the data is rearranged according to the address data when all the required data are stored in RAM. In this way normal playback is always enable.

The maximum inclination of the tracing locus of the head against the recording track depends on the capacity of RAM as a data buffer. This system uses a 1 Mbit RAM which has an allowable capacity of a maximum of 12 frames (1 frame is a pair of A and B tracks).

In other words, data on one track needs not be read throughout a scan. When it is read properly after it has been scanned several times, it is arranged correctly in RAM, whereby it is sent to the signal processing block for normal playback of audio signals.




Fig. 3-4

At this time, when the data is scanned only once, a gap is produced between traces so some part of the data cannot be read (such data cannot be reproduced even by the NT system). Therefore, a \$\phi\$15, 4000 rpm drum capable of double density scan is used to read all the data.

It should be noted that the ability of storing the data in a large capacity RAM eliminates the variations of time base in the tape drive direction, or wow-flutter. It is very useful against vibrations or thermal deformation of tape which easily occur during mobile operation.

4. CONFIGURATION

4-1. OUTLINE




Fig. 4-1

The major parts used with this unit are as follows.

- 1. \$15 drum mechanism (with 3 motors) for mobile operation
- 2. Two micro-computers (main and mechanism control)
- 3. Playback equalizer amplifier IC CXA1354Q
- 4. Playback signal processing IC CXD2600Q (with 1M bit DRAM)

The NT (non-tracking) playback DAT is composed of these parts. Since this unit is used only for playback, drum PG and FG are not required.

4-2. IC701 MAIN MICRO-COMPUTER (μPD75516GF) PIN FUNCTIONS

Pin No.	Pin Name	1/0	Function							
1	A0	I	Destination setting input							
2	AVREF	I	A/D converter reference voltage input							
3, 4	VDD	_	Positive power supply input							
5	NC	0								
6	VOL DATA	0	Serial data output(for electronic volume IC)							
7	VOL CLK	0	Serial transfer clock(for electronic volume 10)							
8	VOL CE	0	Electronic volume enable signal							
9, 10	NC	0								
11	EMP	0	De-emphasis(H:De-emphasis ON)							
12	AUDIO MUTE	0	Muting control							
13	COLOR	0	Illumination color control							
14	LCD DATA	0	Serial data output(for LCD driver)							
15	LCD CLK	0	Serial data transfer clock(for LCD driver)							
16	LCD CE	0	LCD drever enable signal							
17	DATA IN	1	Information input from PLL-IC							
18	DATA OUT	0	Serial data output(for PLL-IC)							
19	CLK OUT	0	Serial data transfer clock(for PLL-IC)							
20	PLL CE	0	PLL-IC enable signal							
21~24	K13~K10	Ī	KEY information input							
25~32	K07~K00	0	KEY-RETURN signal source							
33	GND		Ground potential							
34	S1G2	0	Audio source select signal							
			SIG1 SIG2							
			AUX L L							
35	SIGI	0	DAT L H CD H L							
			CD H L TUNER H H							
ļ										

Pin No.	Pin Name	1/0	Function
36	NC	0	
37	TUNER ON	0	Tuner power ON output
38	MONO/ST	1/0	AUTO STEREO/MONAURAL selection
39	ILLUMI ON	0	Illumination output
40	POWER ON	0	SYSTEM POWER ON output
41	CD CHANGER ENABLE	I	WITH/WITHOUT CD control function
42	DAT ON	0	DAT mechanical deck control(L:DAT ON)
43	DAT CLK OUT	0	DAT data transfer clock line
44	DAT DATA OUT	0	DAT data transfer data line
45	BEEP	0	Buzzer output signal(2kHz/1kHz)
46			(Not used)
47	DAT MUTE	I	DAT mute request input
48	DAT CSW1	I	DAT mechanical deck cassette compartment SW No.1 (L →H:Tape loading start)
49	REMCOM	I	Remote control input(not used)
50	DATA IN	I	Auto changer information and DAT mechanical deck information input
51		_	(Not used)
52	CLK IN	1	CD data and DAT data input clock
53	BU-CHECK	ı	Back-up check
54~57			(Not used)
58	X 1		4. 19MHz
59	Х2		Main system clock
60	RESET	Ī	RESET input
61	CD DATA	0	CD data transfer data line
62	CD CLK OUT	0	CD data transfer clock line
63	DISP SEL	0	DISPLAY selection
64	REMOTE OUT	0	AUX-STOP(not used)
65	CD MUTE	I	CD mute request input

Pin No.	Pin Name	1/0			Function	n	
66	CD CHECK	I	CD presence che	ck			
67~ 72			(Not used)				
73	GND		Ground potentia	1	· · · · · · · · · · · · · · · · · · ·		
74	ACC CHECK	1	Accessory input	check			
75~77		-	(Not used)				
78	TEST	I	Test mode switc (L:Test mode, H	h :Normal	mode)		
79	A 2	I	Destination set	ting in	put		
				A0	Å1	A2	
80	Al	1	USA	Н	Н	H	
OU	ur.		JAPAN	Н	Н	L	
			E-9K	Н	L	L	
1	AO	I	E-10K	Н	L	Н	
			AEP	Ĺ	Don't care	Don't care	

4-3. IC202 MECHANISM CONTROL MICRO-COMPUTER (M37450M4FP) PIN FUNCTIONS

Pin No.	Pin Name	1/0				Funct	ion					
1	NC	_										
2	S REEL	I	FGin	FGinput on supply side								
3	T REEL	I	FG i	FG input on take-up side								
4	PMSEL	0	Płun	Plunger PULL/RELEASE selection(H:PULL)								
5	PMEN	0	Plun	ger ON/OF	F selection	n(L:ON)	***************************************					
6	EXCK	0	Comm	unication	clock bet	ween mecha	nism controller and CXD2600Q					
7	SBDT	1/0	Comm	unication	data betw	een mechar	ism controller and CXD2600Q					
8	CAP/REEL	0	Sele	ction of	capstan se	rvo in CXI	02600Q(H:Used, L:Not used)					
9	CM2	0	Caps	tan motor	control							
					CM1	CM2						
				Stop 0 0								
10	CM1	0	-	Forward 1 0								
10	OWI	0		Reverse 0 1								
				Brake	1	1						
11	DMTR	0	CXD2	600Q drum	servo con	trol(H:ON)						
12	CMTR	0	CXD26	600Q caps	tan servo	control(H:	ON)					
13	SPD2	0	H:×	10 speed,	L:Others							
14	ERIH	I	Caps	tan servo	flag(H:Se	rvo unlock	ed)					
15	FLGC	1	Drum	servo fla	ag(L:Servo	unlocked)						
16	MUTE	0	DAT 0	pute(H:ON))							
17	SBSY	1	Comme	unication coller(H→	start requ L:Start)	uest betwe	en CXD2600Q and mechanism					
18	DISPSEL	I	micro L:Mai	Communication selection between mechanism controller and main nicrocomputer L:Main microcomputer -> mechanism controller, H:Mechanism controller -> main microcomputer								
19	DATON]	Mecha	echanism controller WAKE-UP/SLEEP selection(H:SLEEP mode)								
20~24	NC	_					·					

Pin No.	Pin Name	1/0			Funct	ion					
25	CNVSS		Mechanism cor	lechanism controller operation mode control(Fixed to L)							
26	RESET	I	RESET(L:Activ	ESET(L:Active)							
27	NC										
28	XOUT	0	System clock	output							
29	XIN	I	System clock	input							
30~31	NC	_									
32	VSS		GND								
33	DEWCHK	0	H:DEW in TEST	node .							
34	COLDCHK	0	H:COLD in TES	ST mode	****						
35	NC	_			<u> </u>						
36	TLED	0	End sensor Li	D output							
37	DSPSW	0	CXD2600Q power	CXD2600Q power control(H:ON)							
38~41	NC	_				_					
42	LM2	0	Loading motor	control							
				LM1	LM2						
			Stop	0	0						
43	LM1	0	Forward	1	0						
40	Let I	ľ	Reverse	0	1						
		<u> </u> 	Brake	1	1]					
44	CSW2	i	Cassette comp (L:Cassette d	partment SW lown)	1(detect	s cassette down)					
45	CSWI	I	Cassette comp (L:EJECT)	partment SW	2(detect	s eject/cassette in)					
46	MSWI	1/0	Rotary encode	r 1 (COMMON	1)						
47	MSW2	ī	Rotary encode	er 2							
48	MSW3	ı	Rotary encode	er 3							
49	MSW4	1/0	Rotary encode	otary encoder 4(COMMON 2)							
50~53	NC	_			•	_					

Pin No.	Pin Name	1/0	Function	
54	DDON	0	DC/DC converter control(H:ON)	
55~56	NC	-		
57	TEST	I	L:DEW, COLD check mode	
58	T END	I	End sensor input on take-up side	
59	S END	I	End sensor input on supply side	
60, 61		_	(Not used)	
62	VCCC	I	VCC check	
63		_	(Not used)	
64	COLD	I	Thermistor input "COLD" = 2. IV or more	
65	DEW	I	DEW sensor input "DEW" = 0.56V or more	
66	CBIAS	0	Capstan servo bias output(analog)	
67	DBIAS	0	Drum servo bias output(analog)	
68	DAVREF		CBIAS, DBIAS reference voltage	
69	ADVREF		DEW. COLD reference voltage	
70	AVSS		Analog GND	
71	AVCC	_	Power supply	
72	VCC		Power supply	
73	VSS		GND	
74	CLKO	0	Mechanism controller→Main microcomputer communication clock	
75	CLKI	1	Main microcomputer-Mechanism controller communication clock	
76	DATO	0	Mechanism controller→Main microcomputer communication data	
77	DATI	[Main microcomputer-Mechanism controller communication data	
78	RBIAS	0	Capstan bias(PWM)when capstan servo in CXD2600Q is not used	
79, 80	NC			

4-4. PLAYBACK EQUALIZER AMPLIFIER (CXA1354Q) PIN FUNCTIONS

Pin No.	Pin Name	1/0	Function	
1	HA A Vcc	_	Power Supply for Ach Head Amp and 2nd Amp	
2	MP HIGH2		For connection of resistor or current source to determine the high freq. range peak of PCM EQ (for metal-powder tape)	
3	MP HIGH1		For connection of resistor or current source to determine the high freq. range response of PCM EQ (for MP)	
4	MP PHASE	_	For connection of resistor of current source to determine the phase response of PCM EQ (for MP)	
5	MP LOW		For connection of resistor or current source to determine the low freq. range response of PCM EQ (for MP)	
6	PB GND		GND for other than Head Amp, 2nd AMP and limiter	
7	EQ OUT	0	PCM EQ output	
8	LIM IN	I	Limiter input	
9	SWP OUT	0	Switching pulse output	
10	LIM GND	_	GND for limiter	
11	RFDT OUT	0	Limiter output	
12	LIM Vcc		Limiter power supply	
13	INT TC	_	For mounting integrating capacitor	
14	PLCK IN	I	Integrator signal input	
15	VREG OUT		Ragulator output with decoupling capacitor	
16	TAPE SW		For selecting characteristics of 2 EQ response (for MP and Ba-Fe). EQ characteristic is obtained by resistor connected to pins ② and ⑤ at Lo and by pins ① and ② at Hi.	
17	BF HIGH2		For connection of resistor or current source to determine the high freq. range peak of PCM EQ (for Ba-Fe)	
18	BF HIGH1		For connection of resistor or current source to determine the high freq. range response of PCM EQ (for Ba-Fe)	
19	BF PHASE		For connection of resistor or current source to determine the phase response of PCM EQ (for Ba-Fe)	

Pin No.	Pin Name	1/0	Function	
20	BF LOW		For connection of resistor or current source to determine the low freq. range response (for Ba-Fe)	
21	PV Vcc		Power supply for other than Head Amp, 2nd Amp and limiter	
22	EQ IN	I	EQ input	
23	SW OUT	0	Switcher Amp output	
24	HA B Vcc		Power supply for Bch Head Amp and 2nd Amp	
25	HA B OUT	0	Output for Bch Head Amp	
26	HA B GND		GND for Bch Head Amp and 2nd Amp	
27	HA B PC	-	For connecting emitter pass capacitor of emitter- earthed Tr on the first stage of Bch Head Amp	
28	HA B IN	I	laput for Bch Head Amp	
29	HA A IN	1	Input for Ach Head Amp	
30	HA A PC	_	For connecting emitter pass capacitor of emitter- earthed Tr on the first stage of Ach Head Amp	
31	HA A GND	_	GND for Ach Head Amp and 2nd Amp	
32	HA A OUT	0	Output for Ach Head Amp	

4-5. IC102 PLAYBACK DAT SIGNAL PROCESSOR IC (CXD2600Q) PIN FUNCTIONS

Pin No.	Pin Name	1/0	Function		
1	F256	0	256×fs output		
2	F128	0	128×fs output		
3	TX	0	Digital out		
4	ВСК	0	BCK output (64×fs)		
5	ХВСК	0	BCK inverted output (64×fs)		
6	DADT	0	DA data output		
7	WCK	0	WCK output		
8	LRCK1	0	LRCK output (1)		
9	LRCK2	0	LRCK output (2)		
10	INTF	0	DA data interpolate selection signal output(H:Interpolate)		
11	MUTE	I	DA data mute signal input(H:Mute)		
12	Vss		GND		
13	LSBF	I	DA data LSB/MSB first select signal (H:LSB first, L:MSB first)		
14	CSPW	0	Capstan speed control PWM output		
15	CBPW	0	Capstan bias control PWM output		
16	CPPW	0	Capstan phase control PWM output		
17	DSPW	I/0	Drum speed control PWM output (when MTCL ② + H) (Note 1)		
18	DBPW	1/0	Drum bias control PWM output (when MTCL ②= H) (Note 1)		
19	FLGC	0	CRC monitor output		
20	ERIH	0	Brasure condition monitor output (H: Brasure inhibit)		
21	MTCL	Ī	System motor select signal input (H: Motor 2, L: Motor 1)		
22	SPD1	I	Capstan speed select signal input (1)		
23	SPD2	l	Capstan speed select signal input (2)		
24	FDRV	i	Tape direction select signal input(H:REV, L:FWD)		

Pin No.	Pin Name	I/0	Function	
25	CMTR	I	Capstan motor ON/OFF signal input(H:ON, L:OFF)	
26	DMTR	1	Drum motor ON/OFF signal input(H:ON, L:OFF)	
27	FGSG	I	Capstan FG input	
28	FGL1	I	Capstan FG frequency division ratio setting data input (1)	
29	FGL2	1	Capstan FG frequency division ratio setting data input (2)	
30	SBDT	1/0	Microcomputer interface data input/output	
31	EXCK	I	Microcomputer interface CK input	
32	SBEN	I	Microcomputer interface enable signal input (L:Enable)	
33	V _{DD}	-	Power supply (+5V)	
34	SBSY	0	Microcomputer interface sync. signal output	
35	SYSC	0	ECC start timing signal output(L:Ach, H:Bch)	
36	SYMM	0	C1 syndrome monitor output	
37	CHER	I	Error correction strategy setting input	
38	XRST	I	RESET signal input(L:RESET)	
39	DRSW	I	Drum FWD/REV recognition signal input(H: FWD, L: REV)	
40	EMP	0	Emphasis ON/OFF output(H:Emphasis ON)	
41	TRPH	0	Track pitch recognition signal output	
42	STID	0	Start ID monitor output	
43	SKID	0	Skip ID monitor output	
44	FMID	0	Format ID monitor output	
45	LPSP	0	Playback mode recognition signal output(L:SP, H:LP)	
46	PLCK	0	PLL CK output	
47	SWP	I	Switching pulse input(L:Ach, H:Bch)	
48	RFDT	I	RF input	
49	TST1	1	Test input (1)(Fixed to L)	
50	XT1I	1	Crystal input (49.152MHz)	
51	XT10	0	Crystal output	

Pin No.	Pin Name	1/0	Function		
52	Vss		GND		
53	XT2I	I	Crystal input (22,5792MHz)	·	
54	XT20	0	Crystal output		
55	TST2	I	Test input (2)(Fixed to L)		
56	MTG1	0	Error monitor data read signal output (1)	,	
57	MTG2	0	Error monitor data read signal output (2)		
58	XOE	0	External RAM XOE output		
59	XWE	0	External RAM XWE output		
60	XRAS	0	External RAM XRAS output	<u>.</u>	
61	XCAS	0	External RAM XCAS output		
62~70	0A~8A	0	Address bus		
71	DO	1/0	Data bus O		
72	D1	1/0	Data bus 1		
73	VDD		Power supply (+5V)		
74	D2	1/0	Data bus 2		
75	D3	1/0	Data bus 3		
76	ATT	, I	Attenuator input		
77	ERMN	1/0	CRC condition monitor output (when FSSL@=L) (Note 2)		
78	ATMT	1/0	Auto mute monitor output (when FSSL =L) (Note 2)		
79	FSSL	I	Fs information setting input		
80	MCLK	0	Internal system clock output	<u> </u>	

(Note 1) The DSPW and DBPW change over the PLL lock range when MTCL= "L" and DMTR= "H". They can be set as follows:

DSPWO	DBP W(3)	Lock range
0	0	±16%
0	1	−34∼+ 4%
1	0	- 5 ~ +39 %
1	1	±22%

When DMTR = "L", "H" are output from both pins. .

(Note 2) The ERMN and ATMT become input pins for the FS information when FSSL = "H". They are set as follows:

ERMN7	ATMT@	FS information
0	0	48kHz
1	0	44. 1kHz
0	1	32kHz
1	1	

5. DIGITAL SIGNAL PROCESSING SECTION




Fig. 5-1

5-1. DIGITAL PLL

For playback of RF signal with jitter read from tape, a clock signal (PLCK) synchronized with the jitter is generated by digital PLL. Although CXD2600Q is an IC which can be used for 1-motor mechanism, this unit uses a 2-motor mechanism so the MTCL (pin (21)) is pulled up to "H" and the PLL lock range is set ±15%.

5-2. DEMODULATION

CXD2600Q is not provided with ATF servo, yet NT (non-tracking) playback is possible. Therefore, special methods are used to process the data.

This unit features multiplex readout data processing to prevent the deterioration of error rate due to non-tracking system. Data are processed for each unit of 2 blocks having even and odd number block addresses.

5-2-1. Sync detection and block address

Block sync is detected by window check using previous sync and by the result of parity check. The output from the FLGC (pin $\widehat{(9)}$) is "H" when the number of parity check OK with odd number of block address in Ach or Bch is 8 or more. The output from ERMN (pin $\widehat{(7)}$) becomes "H" when parity N.G. are continuously present on 8 or more frames.

5-2-2. Frame address

In the NT system, data are sometimes read over several tracks and different frame address is detected. In this case, the playback frame address is the frame address near the center (block address of \$30-\$3F) on the track.

5-2-3. Main data

Main data is handled as a unit of C1 code series. In this case, no-error data picked up from the series which has been read several times, are written in the external buffer RAM. If errors are present on all the data, the data which is read last is picked up. The result of C1 check (error detection only) can be monitored from SYNM (pin 36). Error is indicated at "H".

5-2-4. Pack data

When a pack with ITEM designated by micro-computer is read, ITEM data is sent to the micro-computer when no error is checked by C1 parity. When an error is checked, the transfer data are all "0".

5-2-5. Main ID and sub ID

Main ID and sub ID are each picked up by 4-fold and 3-fold coincidence respectively, and the contents are output to SBDT (pin 30), digital out TX (pin 3), and each ID data output terminal.

(ID data output terminals)

- EMP pin 40 Emphasis data "H": Emphasis ON
- TRPH pin (41) Track pitch data "L": Normal track, "H": Wide track
- STID pin (42) Start ID "H" : Active
- SKID pin (43) Skip ID "H" : Active
- FMID pin (44) Format ID "00" : "L" output

These ID data are output from the digital out. Data of start ID and skip ID is output only in x1 playback mode. This limitation is released when SKPL of SBDT is set to "1" on the micro-computer interface. In this way, the data is output in any playback mode.

The data of Fs, channel number and quantitizing bit number in the main ID are used for setting the internal status. They are subjected to double coincidence to improve the reliability. Fs data can be selected by external setting. In this case, the PSSL (pin (79)) is set to "1", while the ERMN (pin (77)) and ATMT (pin (78)) are used as setting input terminals as shown in Table 5-1.

Table 5-1

	ATMT	ERMN
48 kHz	0	0
44.1 kHz	0	1
32 kHz	1	0
_	1	1

5-3. RAM INTERFACE

This unit uses a 1M bit $(512 \times 512 \text{ word } \times 4 \text{ bit})$ DRAM as an external buffer RAM. Refresh is automatically effected in a cycle within 7 msec. The RAM block diagram and the timing of each signal are as follows.




Fig. 5-2 Block diagram




Fig. 5-3 DRAM interface timing

5-4. MICRO-COMPUTER INTERFACE

CXD2600Q and micro-computer are interfaced by the following 4 signals.

Table 5-2

Pin No.	Symbol	I/O viewed from CXD2600Q	Function
30	SBDT	1/0	Bidirectional serial data transfer line. Data from CXD2600Q is read at the rising edge of EXCK, and output data is changed at the falling edge of EXCK.
31	EXCK	I	Reference clock for data reading.
32	SBEN	I	Input terminal for micro-computer interface enable signal. "L": Enable
34	SBSY	0	Reference timing signal in a cycle of about 15msec.

The 1 word data is composed of 4 bit, and 40 words are transferred at a time. The relation between the timing and each word is as shown below.




Fig. 5-4

Table 5-3

43 PH3 REF9 PB3		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
d1 1 1 1 01 21 41 61 0D Pack DO D D D D PNO D PNO D D D D D D D D D D D D D D D D D D D	d3	PH3	REF3	PB3		ID11	ID31	1051	1071						/	F67		P3	P7	P3	P7	
d1	d2	2	2	2		10	30	50	70							F45		2	6	2	6	
	d1	1	1	1	PH	01	21	41	61	1D		9)	2)	ID		F23	FPNO	1	5	1	5	
	di0	0	0	o	flag	00	20	40	60			 		(a)	/	F01	PCTL	o	4	0	4	




Table 5-4

Word No.	Contents	Description	Remark
1	PH data	Difference between reference frame address in CXD2600Q and playback frame address	Servo data (micro-computer input)
2	REF data	Reference frame address in CXD2600Q	
3	PB data	Playback frame address	
4	PH flag	PH generation method data	
5-8	Main ID	Format ID (ID0) and ID1-7 are output by 4-fold coincidence	ID data (micro- computer input)
9-13	Sub ID	Control ID, data ID, pack ID and program number ID are output by 3-fold coincidence. Data ID is output as a result of 4-bit OR.	
15, 16	ID flag	Multiple coincidence data of the above 6 ID data. Coincidence is indicated by "0". Non-coincidence is indicated by "1" and previous hold is applied. F01 Flag for ID00, 01, 10 and 11 F23 Flag for ID20, 21, 30 and 31 F45 Flag for ID40, 41, 50 and 51 F67 Flag for ID60, 61, 70 and 71 FCTL Flag for Control ID, data ID and pack ID FPNO Flag for Program number ID	

Word No.	Contents	Description	Remark
17-32	PACK data	Pack data with designated ITEM. When ITEM is not detected or when error is present in C1 series including the pack, the pack data is output as "All 0".	PACK data (micro-computer input)
33, 34	ITEM designation	When CTL bit is "0", the upper 4 bits of PC1 is designated (B7-B4). When it is "1" the upper 6 bits is designated (B7-B2). The designated data is output after 2 cycles of SBSY. SBSY SBDT ITEM designation	ITEM designation PACK data (microcomputer output)
35	Area designation	Read area designation for sub ID and pack data. R1 R0 Area designation 0 0 Read from sub-data area 1 and 2 0 1 Read from sub-data area 2 1 0 Read from sub-data area 1 1 1 Read from B-CH sub-data area 2	Reed area designation for Sub ID and pack data. (micro-computer output)
36	SKPL	Setting of skip play mode. "1": ON	Setting data (micro-
36	ST0, 1	Setting of drum sweep time	computer output)
36	SRT	Setting of search mode. "1": ON	
38-40	D0-D11	Setting of capstan FG preset data	

5-5. ERROR CORRECTION

CXD2600Q provides more powerful error correction ability with new strategy.

During normal playback, data are processed in the order of $C1 \rightarrow C2 \rightarrow C1 \rightarrow C2$. In the first C1 processing, error is detected, and then it is corrected in the next C2 and succeeding stages. The error correction ability in each stage is as shown below.

Table 5-5

C1 (first)	Error detection
C2 (first)	5-fold correction
C1 (second)	3-fold correction
C2 (second)	5-fold correction

When interleave error is present in the C1 series during RF demodulation, C2 is set for double correction (erasure correction inhibit). During double speed playback, only C1 error correction is set.

The CHER (pin $\bigcirc 37$) is used for input to change the strategy from the outside. C1 \rightarrow 2 performs processing once at "H". The ERIH (pin $\bigcirc 20$) is used for "H" monitoring output in the erasure correction inhibit mode.

5-6 DA INTERFACE

DA data is output in series in the form of 2's compliment from the DADT (pin 6); bit clock, word clock and LR clock are output from BCK (pin 4), WCK (pin 7) and LRCK1 (pin 8), respectively.

The XBCK (pin 5) outputs inverted BCK signal and the LRCK2 (pin 9) outputs LR clock signal based on I2S bus. The LSBF (pin 13) is input terminal for selecting LSB first or MSB first of DA data. LSB first is selected at "1".

The output from INTF (pin 10) indicates that DA data is interpolated (mean value interpolation or previous-hold) at "H".


[Attenuation]

When the ATT (pin $\bigcirc{6}$) input is "1" or during double speed playback mode (LPSP (pin $\bigcirc{4}$ 9) output is "H"), the DA data is attenuated to -12dB.

[Muting]

DA data muting is classified into forced muting (mute at "1") by MUTE (pin (11)) input and automatic muting by the internal circuit. The conditions of automatic muting is as follows.

- 1) For 16 frames after any of sampling frequency, channel number and quantization number is changed.
- 2) For 16 frames after there is a discontinuity of more than ±4 frames in playback frame address.
- 3) Capstan motor OFF (CMTR pin (25) = "0") or drum motor OFF (DMTR pin (26) = "0": 2-motor mechanism only)
- 4) x4 or x8 speed (SPD2 pin (23) = "1")
- 5) Search mode (micro-computer command SRT = "1")
- 6) FLGC (pin (19)) signal "L" for 4 frames or more continuosly. Released 16 frames after FLGC (pin (19)) signal becomes "H".



6. SERVO CIRCUIT

CXD2600Q is available not only for 1-motor mechanism with capstan servo but also for 2-motor mechanism with capstan servo and drum servo.

In the 1-motor mechanism, the drum speed control is lost so it is possible to select the lock range of the internal digital PLL.

Motor mechanism is set by the MTCL (pin (21)); 2-motor mechanism is selected at "H", while 1-motor mechanism is selected at "L". When using the 1-motor mechanism, the DSPW (pin (17)) and DBPW (pin (18)) are used as input terminals for selecting the digital PLL lock range.

6-1. DRUM SERVO




Fig. 6-1

CXD2600Q has no recording mode, so a precision drum servo is not required. Therefore, FG for motor and drum is eliminated to save the cost, but PLCK generated from the PLL circuit is used instead of FG. As lock as the PLL circuit is locked, PLCK is proportional to the relative speed obtained by the head and tape.

The drum servo is composed of 3 main sections; a speed servo section, a bias servo section and a search mode control section to obtain PLL lock.

6-1-1. Speed servo section

When the relative speed obtained by the head and tape is within the specified speed, the PLCK is 9.408 MHz which is divided by 147 and its one cycle is measured by the counter.

The change of the one cycle is converted into PWM and is output as DSPW, a relative speed error obtained by the head and tape. The carrier frequency is 128 kHz with a dynamic range of +33.3% to -20%.

6-1-2. Bias servo section

With the speed servo section alone, an offset may be caused by the motor characteristic variation or temperature characteristic. So the speed error is sampled at specified cycle to output the integrated value as DPPW. The carrier frequency is 32 kHz, while the sampling time is determined by combination of SRT, ST1 and ST0 bits of the interface command from the micro-computer.


Table 6-1. Drum servo setting by micro-computer interface

SBDT setting (micro-computer command)]		
SRT	ST1	STO	Sweep range	Sweep cycle	Sampling cycle	
,	0	0		0.512 (sec)	2 (msec)	
0	0	1	± 50%	1.024 (sec)	4 (msec)	
Ü	1	0		2.048 (sec)	8 (msec)	← Default
	1	1		4.096 (sec)	16 (msec)	value
	0	0 0		0.512 (sec)	2 (msec)	
1	0	1	± 100m	1.024 (sec)	4 (msec)	1
•	1	0	± 100%	2.048 (sec)	8 (msec)	1
	1	1		4.096 (sec)	16 (msec)	1

6-1-3. Search mode control section

As explained above, PLCK is used instead of FG so that it can be operated as FG only when PLL is locked. The FLGC (pin (19)) is provided to check if the digital PLL is locked. When it is locked, "H" signal is obtained.

Also, as in the case of the disc servo of CD player, when the RF data cannot be read at the start up of drum rotation or due to external disturbance, the DBPW signal is swept within the range of -50% to +50%. The sweep cycle can be selected by the micro-computer as mentioned above. The sweep timing is shown in the following diagram.



(Search mode)




Fig. 6-2 Drum servo output waveform




Fig. 6-3

In the 1st generation DAT, the capstan is controlled by using AFT signal recorded in tape. In CXD2600Q, NT system is used and hence a different control method is required. As shown in the diagram, the tape speed is controlled by checking the frame address recorded in an even number of blocks of the main data, in addition to FG, to obtain a certain quantity of data in the buffer RAM.

There are 3 signals to control the capstan; speed servo output CSPW (pin (16)), phase servo output CPPW (pin (16)) and phase bias servo output CBPW (pin (15)). The timing of these signals are shown in the following diagram.




Fig. 6-4

6-2-1. Capstan speed servo section




Fig. 6-5

Table 6-2 FG frequency setting by FGL2, 1

FGL2 29	FGL1 28	Reference FG frequency	Dynamic range
0	0	(Micro-computer setting)	. —
0	1	400 Hz	-13% ~ +17%
1	0	600 Hz	-18% ~ +29%
1	1	800 Hz	-23% ~ +42%

Table 6-3 FG frequency division ratio setting


Speed	SPD2	SDP1	FG frequency division ratio		
x8	1	1	1/8		
x4	1	0	1/4 at the green		
x2	0	1	1/2		
x1	0	0	1/1		

Speed control is effected by comparing the capstan FG frequency (input signal on FGSG pin 27)) with the internal reference FG frequency. The reference FG frequency can be set from the outside using FGL1 (pin 28)), FGL2 (pin 29)) or micro-computer interface (SBDT). In this unit, the speed control is effected by using the micro-computer interface. The control value can be set freely in 12 bits of D0-D11 in SBDT format.


As shown in the above table, the FG frequency dividing circuit is controlled by SPD1 and SPD2. When the playback speed has been selected, it is set to FG \times 1/2 for \times 2 playback or FG \times 1/4 for \times 4 playback to obtain a constant dynamic range for measuring.

The frequency division ratio of SYCK frequency dividing circuit is selected according to the main ID data (CH number, track pitch, quantization bits, sampling frequency, etc.) in the main data. For example, a soft tape runs at $\times 1.5$ speed. Therefore, where the FG frequency of normal tape is expressed as (fFG) and the clock frequency as (fCLK), FG is set to (3/2 fFG) and hence the dynamic range becomes constant by setting the clock frequency to (3/2 fCLK). In the LP mode, FG is set to (1/2 fFG) and clock to (1/2 fCLK). The timing of it is shown in the following diagram.

[A] x1.5 playback (soft tape)



[B] x1.0 playback



[C] x1/2 playback (LP mode)




Fig. 6-6

6-2-2. Capstan phase servo section (track deviation control)

The buffer RAM of DAT using an ordinary ATF servo is a 128K bits DRAM capable of storing data for 2 frames. In the NT system, it uses DRAM with a capacity of 1M bits so it is able to store data 8 times 128K or data for 16 frames. The phase servo is used to control the phase so that the difference between the playback frame address and the reference frame address (frame address of DA output data) can always be set to 8 frames to obtain a constant amount of DRAM data. The diagram below shows the phase servo section and the phase bias servo section.




Fig. 6-7

6-2-3. Capstan phase bias servo section

Like the drum servo, the phase bias servo is used to cancel the offset caused by the motor or circuit characteristics variation. The upper 3 bits of the error data of phase servo is compared with 4H (100), and the error is integrated and output to the phase bias servo (see the above diagram). In the following condition, CBPW (pin 15) is set to duty ratio 50% and then a constant voltage is applied to the motor.

- FLGC (pin (19)) = "L" (many errors in RF signal from tape)
 In this case, CPPW (pin (16)) is also set to duty ratio 50% constant and then only the speed servo is operated.
- 2. Capstan speed servo is out of dynamic range.
- 3. SPD2 (pin 23)) = "H" (When tracking servo is not operated at x4 and x8 speed.)

7. MECHANISM

7-1. MAIN PARTS POSITIONS AND NAME




Fig. 7-1

7-2. OPERATION OF EACH PART

7-2-1. Operation of guide






Fig. 7-2

7-2-2. Operation of main brake



- *1: Reel is not rotated when it is braked by main brake.
- *2: When mode slider (23) starts sliding, S release lever (39) is activated and the brake of S reel (38) is released by S main brake (42). S main brake (42) is not activated even when plunger solenoid (4) operates under the condition of "loading, unloading or EJECT". (S main brake (42) is not operated during loading, unloading or EJECT).







Fig. 7-3



- *1: Mode slider (23) starts sliding to move speed reduction gear (51) up and down via select lever (70) and speed reduction lever (40).
 - Speed reduction gear (51) in upper position:

 Capstan motor (3) speed is reduced to about 1/2 for operating reel block in loading, unloading, FF or REW mode.
 - Speed reduction gear (51) in lower position:
 Capstan motor (3) speed is reduced to about 1/20 for operating reel block in PLAY mode.





Fig. 7-4



- *1: Mode slider 23 starts sliding to move select gear 57 up and down via select lever 55 .
 - Select gear (57) in upper position:
 Capstan motor (3) speed is controlled by friction gear (58) for rotating reel to stabilize tape speed in PLAY mode.
 - Select gear 57 in lower position:
 - Capstan motor 3 speed is directly transferred to reel in loading, unloading, FF or REW mode.
- *2: When capstan motor (3) is in reverse rotation, pendulum gear (43) is engaged with S reel (38). S reel (38) starts rotating.
- *3: Mode slider (23) starts sliding, and reel is braked by reel soft brake (47) in STOP mode.





Fig. 7-5

7-3. OPERATION OF EACH MODE

7-3-1. Cassette IN



After the above operation, cassette is loaded automatically.




Fig. 7-6





Fig. 7-7



- speed is reduced to about 1/20 for operating reel block (see 7-2-3).
- *2: Select gear (57) is moved up by select lever (55) and then capstan motor (3) speed is controlled for operating T reel (45) (see 7-2-4).






Fig. 7-8

(43) Pendulum gear



- *1: When speed reduction gear (51) is in upper position, capstan motor (3) speed is reduced to about 1/2 for operating reel block (see 7-2-3).
- *2: When speed reduction gear 57 is in lower position, capstan motor 3 speed is directly transferred to T reel (see 7-2-4).








Fig. 7-9



- *1: When speed reduction gear (51) is in upper position, capstan motor (3) speed is reduced to about 1/2 for operating reel block (see 7-2-3).
- *2: When speed reduction gear 57 is in lower position, capstan motor 3 speed is directly transferred to S reel (see 7-2-4).






Fig. 7-10





Fig. 7-11






Fig. 7-12