
## RC/I Solid State DATABOOK Series

SSD-201A

# Linear ntegrated Circuits and MOS Devices

Selection Guide Data





RADIO EQUIPEMENTS-ANTARES

9, Rue Ernest Cognacq — BP 5 92301 — LEVALLOIS PERRET Tel. 737.54.80 270.87.01

2.50 Optional Price

1973

Edition

## RC/I Solid State

## **DATABOOK Series**

## **Linear** Integrated Circuits and MOS Devices

This DATABOOK contains application notes on linear integrated circuits and MOS field-effect (MOS/FET) devices presently available from RCA Solid State Division as standard products. Data sheets on both linear IC's and MOS/FET devices are contained in a separate DATABOOK, SSD-201A. For ease of reference, the application notes in this book are grouped in the same categories used in the SSD-201A: (a) IC receiver circuits; (b) IC arrays; (c) IC amplifier, control, and special-function circuits; (d) IC operational amplifiers; (e) MOS/FET devices.

A feature of this DATABOOK is the complete Guide to RCA Solid State Devices at the back of the book. This section includes a developmental-to-commercial-number cross-reference index, a comprehensive subject index, and a complete index to all standard devices in the solid-state product line: linear integrated circuits, MOS field-effect (MOS/FET) devices, COS/MOS integrated circuits, power transistors, power hybrid circuits, rf power devices, thyristors, rectifiers, and diacs. All listings include references to volume number and page number in the 1973 DATABOOK series.



Trade Mark(s) Registered ® Marca(s) Registrada(s)

Copyright 1972 by RCA Corporation (All rights reserved under Pan-American Copyright Convention)

Printed in Western Germany / 12-72

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

RCA Solid State | Box 3200 | Somerville, N. J., U.S.A. 08876 RCA Limited | Sunbury-on-Thames | Middlesex TW16 7HW, England RCA s.a. | 4400 Herstal | Liege, Belgium

## RCA Solid State Total Data Service System

The RCA Solid State DATABOOKS are supplemented throughout the year by a comprehensive data service system that keeps you aware of all new device announcements and lets you obtain as much or as little product information as you need — when you need it.

New solid-state devices and related publications announced during the year are described in a monthly newsletter entitled "What's New in Solid State". If you obtained your DATA-BOOK(s) directly from RCA, your name is already on the mailing list for this newsletter. If you obtained your book(s) from a source other than RCA and wish to receive the newsletter, please fill out the form on page 4, detach it, and mail it to RCA.

Each newsletter issue contains a "bingo"-type fast-response form for your use in requesting information on new devices of interest to you. If you wish to receive all new product information published throughout the year, you may subscribe to a mailing service which will bring you all new data sheets, application notes, and product guides in a package every other month. You can also obtain a binder for easy filing of all your supplementary material. Provisions for obtaining information on the update mailing service and the binder are included in the order form on page 4.

Because we are interested in your reaction to this approach to data service, we invite you to add your comments to the form when you return it, or to send your remarks to one of the addresses listed at the top of the form. We solicit your constructive criticism to help us improve our service to you. Order Form for "What's New in Solid State" and for further information on Update Mailings and Binders

Please fill out just one copy of this form, and mail it to: (a) from U.S.A. and Canada: **RCA Solid State Division** Box 3200 Somerville, N. J., U.S.A. 08876 (b) from Latin America and Far East: **RCA Solid State** International Sales Somerville, N. J., U.S.A. 08876 (c) from United Kingdom, Europe, Middle East, and Africa: **RCA** Limited RCA s.a. Sunbury-on-Thames or 4400 Herstal Middlesex TW16 7HW, England Liege, Belgium Please add my name to the mailing list for "What's New in Solid State" Please send me details on obtaining update mailings for my DATABOOKS and a binder for filing of supplementary material. Name (Last) (Initials) Company Address (Street, RFD, P.O. Box) (Number) Home **Business** (State or Prov.) (City) (Country) (Zip or Pstl. Zone) Function: (Check One) Activity: (Check One) Product Interest: (Indicate order of interest if A 

Executive/Administration A 

Broadcast more than one is marked) B D Purchasing/Procurement B G Communication A Linear IC's C □ Research/Development C | Instrumentation/Control D | Computer/Data Processing D Design Engineer B Digital IC's, COS/MOS E □ Application/Components E 

Computer, Peripheral C Digital IC's, Bipolar F 

Automotive Engineer D Thyristors/Rectifiers G 🗆 Industrial F - Production/Manufacturing H □ Medical E Liquid Crystals G Documentation/Library □ Research H □ Reliability/QA ☐ Transportation Semiconductor Diodes I □ Education/Training K 🗆 Consumer, Electronic J 🗆 Program/Project Management RF Power Semiconductors L 

Consumer, Appliance **TMOSFETS** M □ Space N □ Ordnance Power Transistors O 

Avionics P 

Electronic Warfare J Power Hybrid Circuits

### **Table of Contents**

	Page
Index to Linear IC and MOS/FET Devices	6
Linear IC Selection Charts  Receiver Circuits  Arrays  Amplifier, Control, and Special-Function Circuits  Operational Amplifiers	8 10 12 14
Typical Characteristics of IC Operational Amplifiers	16
Linear IC Package Photographs	20
Linear IC High-Reliability Program	21
Operating Considerations for RCA Solid State Devices	22
Linear IC Receiver Circuits	27
Linear IC Arrays	161
Linear IC Amplifier, Control, and Special-Function Circuits	257
Linear IC Operational Amplifiers	457
Linear IC Chips and Beam-Lead (Sealed-Junction) Types	533
MOS Field-Effect (MOS/FET) Devices	567
Military (JAN and JAN-TX) Types	

## Index to Linear Integrated Circuits

Type No.	Description	File No.	Page	Type No.	Description	File No.	Page
CA2111AE	FM if subsystem	612	112	CA3042	TV if sound subsystem	319	98
CA2111AQ	FM if subsystem	612	112	CA3043	FM if subsystem	331	57
CA3000	dc amplifier	121	290	CA3043H	FM-if-subsystem chip	516	534
CA3000/1-4	high-reliability dc amplifier	368	296	CA3044	TV automatic-fine-tuning subsystem	340	78
CA3000H	dc-amplifier chip	516	534	CA3044V1	TV automatic-fine-tuning subsystem	340	78
CA3001	video amplifier	122	304	CA3045	transistor array	341	221
CA3001/1-4	high-reliability video amplifier	369	310	CA3045/1-4	high-reliability transistor array	401	227
CA3001H	video-amplifier chip	516	534	CA3045F	transistor array	341	221
CA3002	if amplifier	123	258	CA3045H	transistor-array chip	516	534
CA3002H	if-amplifier chip	516	534	CA3045L	beam-lead transistor array	515	545
CA3004	rf amplifier	124	318	CA3046	transistor array	341	221
CA3005	rf amplifier	125	324	CA3047	operational amplifier	360	488
CA3005H	rf-amplifier chip	516	534	CA3047A	operational amplifier	360	488
CA3006	rf amplifier	125	324	CA3048	amplifier array	377	250
CA3007	af amplifier	126	331	CA3048H	amplifier-array chip	516	534
CA3008	operational amplifier	316	507	CA3049H	dual-differential-amplifier chip	516	534
CA3008A	operational amplifier	310	516	CA3049L	beam-lead dual differential amplifier	515	545
CA3010	operational amplifier	316	507	CA3049T	dual differential amplifier	611	363
CA3010A	operational amplifier	310	516	CA3050	dual differential amplifier	361	372
CA3011	wide-band amplifier	128	264	CA3051	dual differential amplifier	361	372
CA3012	wide-band amplifier	128	264	CA3052	stereo preamplifier	387	28
CA3012H	wide-band amplifier chip	516	534	CA3053	differential/casode amplifier	382	344
CA3013	wide-band amplifier-discriminator	129	62	CA3054	dual differential amplifier	388	336
CA3014	wide-band amplifier-discriminator	129	62	CA3054H	dual-differential-amplifier chip	516	534
CA3015	operational amplifier	316	507	CA3054L	beam-lead dual differential amplifier	515	545
CA3015A	operational amplifier	310	516	CA3058	zero-voltage switch	490	380
CA3015A/1-4	high-reliability operational amplifier	371	525	CA3059	zero-voltage switch	490	380
CA3015H	operational-amplifier chip	516	534	CA3059H	zero-voltage-switch chip	516	534
CA3015L	beam-lead operational amplifier	515	545	CA3060AD	OTA array	537	466
CA3016	operational amplifier	316	507	CA3060BD	OTA array	537	466
CA3016A	operational amplifier	310	516	CA3060D	OTA array OTA array OTA array chip photo detector and power amplifier TV automatic-fine-tuning subsystem	537	466
CA3018	transistor array	338	204	CA3060E		537	466
CA3018A	transistor array	338	204	CA3060H		516	534
CA3018H	transistor-array chip	516	534	CA3062		421	401
CA3018L	beam-lead transistor array	515	545	CA3064		396	84
CA3019	diode array	236	162	CA3065	TV if sound system	412	106
CA3019H	diode-array chip	516	534	CA3066	TV chroma signal processor	466	125
CA3020	wide-band power amplifier	339	270	CA3067	TV chroma demodulator	466	125
CA3020A	wide-band power amplifier	339	270	CA3068	TV video if system	467	117
CA3020H	wide-band power-amplifier chip	516	534	CA3070	TV chroma signal processor	468	143
CA3021	low-power video amplifier	243	278	CA3071	TV chroma amplifier	468	143
CA3022	low-power video amplifier	243	278	CA3072	TV chroma demodulator	468	143
CA3023	low-power video amplifier	243	278	CA3075	FM if subsystem	429	53
CA3023H	low-power video-amplifier chip	516	534	CA3075H	FM-if-subsystem chip	516	534
CA3026	dual differential amplifier	388	336	CA3076	FM if gain block	430	70
CA3026H	dual-differential-amplifier chip	516	534	CA3076H	FM-if-gain-block chip	516	534
CA2028A	differential/cascode amplifier	382	344	CA3078AS	micropower operational amplifier	535	479
CA3028AF	differential/cascode amplifier	382	344	CA3078AT	micropower operational amplifier	535	479
CA3028AH	differential/cascode-amplifier chip	516	534	CA3078AH	micropower-operational-amplifier chip	516	534
CA3028AL	beam-lead differential-cascode amplifier	515	545	CA3078S	micropower operational amplifier	535	479
CA3028AS	differential/cascode amplifier	382	344	CA3078T	micrpower operational amplifier	535	479
CA3028B	differential/cascode amplifier	382	344	CA3079	zero-voltage switch	490	380
CA3028B/1-4	high-rel, differential/cascode amplifier	400	355	CA3080	operational transconductance amplifier	475	458
CA3028BF	differential/cascode amplifier	382	344	CA3080A	operational transconductance amplifier	475	458
CA3028BS	differential/cascode amplifier	382	344	CA3080AS	operational transconductance amplifier	475	458
CA3029	operational amplifier	316	507	CA3080H	OTA chip operational transconductance amplifier transistor array (n-p-n) transistor-array chip (n-p-n) transistor array (n-p-n)	516	534
CA3029A	operational amplifier	310	516	CA3080S		475	458
CA3030	operational amplifier	316	507	CA3081		480	170
CA3030A	operational amplifier	310	516	CA3081H		516	534
CA3033	operational amplifier	360	488	CA3082		480	170
CA3033A	operational amplifier	360	488	CA3082H	transistor-array chip (n-p-n)	516	534
CA3033H	operational-amplifier chip	516	534	CA3083	transistor array (n-p-n)	481	174
CA3035	wide-band amplifier array	274	74	CA3083F	transistor array (n-p-n)	481	174
CA3035H	wide-band amplifier-array chip	516	534	CA3083H	transistor-array chip (n-p-n)	516	534
CA3035V1	wide-band amplifier array	274	74	CA3084	transistor array (p-n-p)	482	178
CA3036	dual Darlington array	275	202	CA3084H	transistor-array chip (p-n-p)	516	534
CA3037	operational amplifier	316	507	CA3084L	beam-lead transistor array (p-n-p)	515	545
CA3037A	operational amplifier	310	516	CA3085	positive voltage regulator	491	409
CA3038	operational amplifier	316	507	CA3085A	positive voltage regulator	491	409
CA3038A	operational amplifier	310	516	CA3085AF	positive voltage regulator	491	409
CA3039	diode array	343	166	CA3085AS	positive voltage regulator	491	409
CA3039H	diode-array chip	516	534	CA3085B	positive voltage regulator	491	409
CA3039L	beam-lead diode array	515	545	CA3085BF	positive voltage regulator	491	409
CA3040	wide-band amplifier	363	284	CA3085BS	positive voltage regulator	491	409
<i>CA3041</i>	TV if sound subsystem	318	90	CA3085H	positive-voltage regulator chip	516	534

### Index to Linear Integrated Circuits (cont'd)

Type No.	Description	File No.	Page	Type No.	Description	File No.	Page
CA3085F	positive voltage regulator	491	409	CA3741CS	operational amplifier	531	501
CA3085S	positive voltage regulator	491	409	CA3741CT	operational amplifier	531	501
CA3086	transistor array (n-p-n)	483	234	CA3741L	beam-lead operational amplifier	515	545
CA3088E	AM receiver subsystem	560	42	CA3741S	operational amplifier	531	301
CA3089E	FM if system	561	46	CA3741T	operational amplifier	531	501
CA3090Q	stereo multiplex decoder	502	36	CA3747CE	operational amplifier	531	501
CA3091D	four-quadrant multiplier	534	417	CA3747CF	operational amplifier	531	501
CA3091H	four-quadrant-multiplier chip	516	534	CA3747CH	operational-amplifier chip	516	534
CA3093E	transistor-diode array	533	196	CA3747CT	operational amplifier	531	501
CA3093H	transistor-diode-array chip	516	534	CA3747E	operational amplifier	531	501
CA3094AT	programmable power-switch/amplifier	598	388	CA3747F	operational amplifier	531	501
CA3094BT	programmable power-switch/amplifier	598	388	CA3747T	operational amplifier	531	501
CA3094T	programmable power-switch/amplifier	598	388	CA3748CH	operational-amplifier chip	516	534
CA3095E	super-beta transistor array	591	240	CA3748CS	operational amplifier	531	501
CA3096AE	n-p-n/p-n-p transistor array	595	185	CA3748CT	operational amplifier	531	501
CA3096E	n-p-n/p-n-p transistor array	595	185	CA3748S	operational amplifier	531	501
CA3102E	dual differential amplifier	611	363	CA3748T	operational amplifier	531	501
CA3118AT	high-voltage transistor array (n-p-n)	532	210	CA6078AS	low-noise operational amplifier	592	496
CA3118H	high-voltage transistor-array chip	516	534	CA6078AT	low-noise operational amplifier	592	496
CA3118T	high-voltage transistor array	532	210	CA6741S	low-noise operational amplifier	592	496
CA3120E CA3121E CA3146AE CA3146E CA3146H	TV signal processor TV chroma amplifier/demodulator high-voltage transistor array (n-p-n) high-voltage transistor array (n-p-n) high-voltage transistor-array chip	prel. prel. 532 532 516	159 141 210 210 534	CA6741T CD2150 CD2151 CD2152 CD2153	low-noise operational amplifier ultra-high-speed ECCSL gate ultra-high-speed ECCSL gate ultra-high-speed ECCSL gate ultra-high-speed ECCSL gate	592 308 308 308 308	496 443 443 443
CA3183AE	high-voltage transistor array (n-p-n)	532	210	CD2154	ultra-high-speed ECCSL gate	402	455
CA3183E	high-voltage transistor array (n-p-n)	532	210	CD2500E	BCD-to-7-segment decoder/driver	392	437
CA3183H	high-voltage transistor-array chip	516	534	CD2501E	BCD-to-7-segment decoder/driver	392	437
CA3458S	operational amplifier	531	501	CD2502E	BCD-to-7-segment decoder/driver	392	437
CA3458T	operational amplifier	531	501	CD2503E	BCD-to-7-segment decoder/driver	392	437
CA3541D CA3541H CA3558S CA3558T CA3741CH	memory sense amplifier memory-sense-amplifier chip operational amplifier operational amplifier operational-amplifier chip	536 516 531 531 516	429 534 501 301 534				

### Index to MOS Field-Effect (MOS/FET) Devices

Type No.	Description	File No.	Page	Type No.	Description	File No.	Page
3N128 3N138 3N139 3N140 3N141 3N141 3N152 3N152 3N153 3N154 3N159	single-gate amplifier single-gate chopper and multiplexer single-gate to hopper and multiplexer single-gate at and if amplifier dual-gate mixer single-gate rf amplifier single-gate vhf mixer/oscillator single-gate vhf amplifier single-gate chopper/multiplexer single-gate vhf amplifier dual-gate rf amplifier dual-gate rf amplifier	309 283 284 285 285 286 309 314 320 335	568 573 577 610 610 582 568 588 593 596 618	40559A 40600 40601 40602 40603 40603 40604 40673 40819 40820 40821 40822 40823	single-gate mixer dual-gate rf amplifier dual-gate if amplifier dual-gate mixer dual-gate mixer dual-gate mixer dual-gate rf amplifier dual-gate mixer dual-gate mixer	323 333 333 334 334 381 463 464 464 465	606 624 624 624 632 632 679 650 658 658 666
3N187 3N200 40467A 40468A	dual-gate rf amplifier dual-gate rf amplifier single-gate vhf amplifier single-gate rf amplifier	436 437 324 323	636 644 601 606	40841	dual-gate general-purpose type	489	673

### **IC Receiver Circuits**

			Aud Circ (Ste			AM aı	nd FM	Recei	iver Ci	rcuits			Recei ircuits	
			Pre- Amp.	Multi- plex De- coder	AM		FM I Subs	F ystems		Ga	I IF in ocks	Re- mote Con- trol	Auton Fine- Tunin	natic g(AFT)
			CA3052	CA3090Q	CA3088E	CA3089E	CA3075	CA3043	CA3013, CA3014	CA3011, CA3012	CA3076	CA3035,V1	CA3044,V1	CA3064
		File No.	387	502	560	561	429	331	129	128	430	274	340	396
		Page No.	28	36	42	46	53	57	62	264	70	74	78	84
П	Audio Driver													
1	Audio Preamplifier		•		•	•	•	•	•			•		
	AFC/AFT													-
	AGC				•	•				L				
es	Chroma Amplifier													
ΙĒ	Chroma Demodulator			<u>=</u>										
Features	Chroma Signal Proces	sor		l g										
	Converter			اق	•									
s ar	DC Amplifier			×									•	•
Applications and	Detector			Stereo Multiplex Decoder	•	•	•	•					-	•
cat	Electronic Audio Atte	enuator		돌										
Ē	IF Amplifier			2	•	•	•	-	-	•			•	•
ఠ	Limiter			i e		•	•	•		•	•		•	
	Oscillator (VCO)			Š										
	Regulated Power Supp	ply			•		•	•	•	•	-			
L	Video Amplifier													
ge	Dual-In-Line Plastic		•		•	•		•						
Package	Quad-In-Line Plastic			•			•							
$\frac{a}{a}$	TO-5 Style							-	•	-	•	•	•	•

### **IC Receiver Circuits**

					τv	' Rece	iver C	ircuits					·	
				IF Sy	stems				Chi	oma S	ystems			<u>,e</u> ,∓
				Sound		Pix		2 Pa	ckage		3	Packa	ge	"Jungle" Circuit
					IAE, AO#					E				
			CA3041 CA3042	CA3065	CA2111AE,	CA3068	CA3066	CA3067	CA3070	CA3121E	CA3070	CA3071	CA3072	CA3120E
		File No.	318 319	412	612	467	466	466	468	Prel.	468	468	468	Prel.
		Page	90/98	106	112	117	125	125	143	141	143	143	143	159
Г	Audio Driver													
	Audio Preamplifier		-	•										
	AFC/AFT													
	AGC					•								•
es es	Chroma Amplifier						•			•		•		
Ę	Chroma Demodulator									•			•	
Fea	Chroma Signal Process	or												
힏	Converter													
a a	DC Amplifier													
ĕ	Detector		•	•	•		Ī		•	•				
į	Electronic Audio Atter	nuator												
Applications and Features	IF Amplifier		•	•	•	•								
A	Limiter			•										
	Oscillator (VCO)								•		•			
	Regulated Power Supp	ly	•		•	•	•	•	•		•	•	•	
	Video Amplifier											•		
ge	Dual-In-Line Plastic				•						•	•	-	•
Package	Quad-In-Line Plastic		•	-		•	•	•						
a a	TO-5 Style													

<sup>\*</sup> TV Signal Processor

<sup>#</sup>These types are also applicable as FM if subsystems.

## IC Arrays

			Diode A	Arrays	Г								Transisto	r A	rra	ys .
				Quad		Gei	nera	ıl-Pı	urpo	se Ty	oes		2 Tran- sistors,	D	ual arlii	
		!	Individ- ual	Plus Two		n	-p-n	,		p-n-p		n-p & p-n	2 Zener Diodes, 1 Diode	to Co		Ĭ
			CA3019	CA3039	CA3081	CA3082	CA3083	CA3183AE	CA3183E	CA3084	CA3096E	CA3096AE	CA3093E	CA3036	CA3050	CA3051
		File No.	236	343	48	30	481	5	32	482	59	95	533	275	36	31
		Page	162	166	1:	70	174	2	10	178	18	35	196	202	37	2
	Comparator-High Current	Output					•	•	•			Г	•			П
1	Detector		•	•			•	•	•		•	•			•	
]	Differential Amplifier						•	•	•	-	•	•		•	•	•
	Limiter		-				•	•	•	•						П
S.	Mixer		•					•	•	-		П			Г	П
딅	Modulator		-	•			•	•	•	•						П
<u>:</u>	Multivibrator		•				•	•		•						
Applications	Oscillator				•	•	-	•	=	-						
~	Schmitt Trigger						•								Г	
	Sense Amplifier						•									
	Switching			•		•	•	-		•					Г	П
	Thyristor & SCR Control				•	•	•	•	-			•	•			
	Balanced Input						-	•				•		•	•	•
1 0	Balanced Output						•	•	-	•						
Features	Low Noise											-				
l ŧ	AGC Capability															
Ĭ.	Multiple Unit							П							•	•
	Wide Band															
	FP															
Package	DIC														•	
g	DIP				•		•	•			•	•	•			•
1-	TO-5		-													

## IC Arrays

			Γ			Tra	ans	isto	r A	rra	-ys			Am	plit	ier	Ar	rays
			P:	onn air lus	ngte ect Two idu	ed	Cc Ple	ffer onno us T divi	ecte hre	d P e		Super β Diff. Amp. Plus 3 n-p-n Trans.	In de (D	ual dep ent ent entia	r-		ree npl.	Four Ampl.
			CA3018	CA3018A	CA3118AT	CA3118T	CA3045	CA3046	CA3086	CA3146AE	CA3146E	CA3095E	CA3026	CA3049	CA3054	CA3035	CA3035V1	CA3048
		File No.	3	38	53	32			483	5	32	591	88£	611	388	2	74	377
		Page	20	04	2	10	2:	21	234	2	10	240	336	363	336	7	4	250
	Comparator-High Cur	rent Output																
	Detector		•		•	•	•	•				•		•				
j j	Differential Amplifier		•	•	•	•	•		•			•	•	•				
1	Limiter		•	▣	•				•									
Ę	Mixer		•	•	•	•		L	•					=			•	•
ij	Modulator		•	•	•	•			•					•				
Applications	Multivibrator		•	•	•	•	_	L	-			•		•	$\Box$	L		•
٦	Oscillator				•	•	L	L	•	L		•	L	-	L	L		
	Schmitt Trigger		L	L	L		L	L	•	L			L	L	L	L		
	Sense Amplifier		乚		L	Ш	L	L	•	L			L	-	L	L		
1	Switching		L	L	L	L	L	L	•	L	Ш		L	•	_	L		
	Thyristor & SCR Cont	trol	•	•	•	•			•									
	Balanced Input		•	•	•	•	•		•	•	•	•						
8	Balanced Output		•	•	•	•	-	•	•	•	•	•	_	-	L	Ш		
Features	Low Noise			L			L	L				•			L	L		•
ë.	AGC Capability		•	•	-	•	L	L	L	L	L			•	L	L		
"	Multiple Unit		•	•	•	•	•	•	•	•		•		•	•			•
Н	Wide Band		-	•	•	•	•	•	Ŀ	•	•			•	<u> </u>	L	Щ	
ا يو ا	FP		L_	L	L.		<u> </u>	L	$\vdash$	H	<u> </u>			<u> </u>	<u> </u>	L	_	
Package	DIC		<u> </u>	_	L	L.	•	•	•	L	Ļ		_	_	Ŀ	Н	H	
l a	DIP		_	Ŀ	<u> </u>		L	-	L	•	•	•	Ŀ	<u> </u>	•		_	_
	TO-5	<b>,</b>	Ŀ	•	•	•	L	L	L	L			Ŀ	•		•	•	

## IC Broadband (Video) and Differential Amplifiers

					(V	oad ide npl	o)								Dif An								
			CA3002	CA3011	CA3012	CA3020, A	CA3021	CA3022	CA3023	CA3040	CA3000	CA3001	CA3004	CA3005	CA3006	CA3007	CA3026	CA3028,A,B	CA3049	CA3050	CA3051	CA3054	CA3102E
		File No.	123	170	071	339		243		363	121	122	124	101	671	126	388	382	611	20.	ş Ş	388	611
		Page	258	200	407	270		278		284	290	304	318	5	324	331	336	344	363	1	3/2	336	363
	Voltage Regulator																						Г
	Comparator																	L					
	Comparator - High Cur	rent Output																					
	Detector		•	•	•										•		•		•	•	•	•	•
	Differential Amplifier		•				Г	Г		•	•	•	•	•	•		•	•	•	•	•	•	•
	Limiter			•	-		-	-	-					•	•			-	-				
2	Mixer		•			•				•	•	•	•	•	•				•	•	•	•	•
Applications	Modulator		•							•	•	•	-	•	•		•	-	•	•	-	•	
<u>8</u>	Multivibrator											•					•			•	•		
ᅙ	Oscillator					•					•							•	•				
۷	Schmitt Trigger		•			L	L	L		•	•	•	_					•	•	•	-	•	
	Sense Amplfier		•				L		_	•	•	•					•	•	•	•	•	•	
	Switching					•											•	•	•	•	-		
1 (	Thyristor & SCR Contro	ol					L	L	<u></u>		Ш		L							L		_	Ш
	Freq. Doubler, Mult., D Sq. Root, Squarer	ivide,																			L		
	Display Decoder-Driver																						
	Timer																						
	Balanced Input		•	•	•	•	L	L	_	•	•	•	•				•	•		•	•	•	•
	Balanced Output		L	•	•	•	L	L	_	•	•	•	•	•	•	•	•	•	•	•	•	•	•
1 1	Low Noise (1/f)		L	Ц	$\Box$	L	_	_	<u> </u>	Ц	Щ	Ш	_	Ш	Ц	Ц		Щ		_	L	L.	
	Regulated Power Supply		L	L	_	•	L	L	<u> </u>	Щ		Ц	L	Н	L	Щ		<u> </u>	Щ		_	_	$\sqcup$
i e	Class B Output		Ļ	H	H	•	<u> </u>	Ļ	Ļ	L	Ļ	Ļ	<u>_</u>	Ц	Ļ	Ц		Щ	Щ		_	<u> </u>	$\vdash$
Features	AGC Capability		•	L	_	_	•	•	•	•	•	•	•	•	•	Щ	_	•	Ļ	_	L	L	H
l ä	Multiple Unit		Ŀ	H	Ŀ	_	<u> </u>	Ŀ	<u> </u>	_	$\vdash$	Ŀ	Ŀ	H	Ŀ	Щ	•	_	-	•	•	-	•
	Wide Band		•	•	•	•	•	-	•	•	$\vdash$	•	•	•	•	Н	•		•		Н		•
	Micropower		-	H	$\vdash$	-	-	-	-	Н	H	μ,	$\vdash$	$\vdash$	$\vdash$	Н		_	Н		Н		$\vdash$
	Decimal Pt. Output		<u> </u>	Н	<u> </u>	<u> </u>	-	H	-	Н	Н	Н	-	Н	Н	Н	$\dashv$	Н	Н	_	Н		$\vdash$
$\vdash$	Ripple Blanking		-	Н			-	Н	-	Н	Н	_	$\vdash$		-	$\dashv$	-	Н	$\dashv$	-	Н	_	Н
<u>8</u>	Flat Pack (FP)  Dual-In-Line Ceramic (D	UC)	Н	Н	۲	-	-	H	<u> </u>	Н	Н		$\vdash$	Н	H	$\dashv$	-	Н	$\dashv$	_	Н		Н
Package	Dual-In-Line Plastic (DI		H	Н	-		$\vdash$	Н	-	Н	Н	<u> </u>	-	Н	Н	$\vdash$	-	-	$\dashv$	-		•	Н
2	TO-5	'									•	•	-					-		-	H	-	

<sup>&</sup>quot;Type CA3001 is also applicable as a broadband (video) amplifier, and type CA3040 is also applicable as a differential amplifier."

## IC Power-Control and Special-Function Circuits

				Po	wei	C	ont	rol			olta	•		li li	nte	pu rfac	e	*	<b>å</b> ECCSL
				yris ntre		C	ome onto wite mpl	rol h/	Photo Det.	•	ors		Analog Multi- plier	Sense Ampl.		Dece		r	Gates
			CA3058	CA3059	CA3079	CA3094AT	CA3094BT	CA3094T	CA3062	CA3085	CA3085A	CA3085B	CA3091D	CA3541D	CD2500E	CD2501E	CD2502E	CD2503E	CD2150 through CD2154
		File No.		490	)		ىت 598	_	421	ľ	491	_	534	536			92		
		Page	$\vdash$	380	)	$\vdash$	388	:	401		409	)	417	429	$\vdash$	4:	37		
	Voltage Regulator		┝		_	-		•	1	-				-	$\vdash$	_		Т	-
	Comparator		H	H	-	-	-	-	-	F	⊢	<del>-</del> -	$\vdash$	ł	-		$\vdash$	╁	
	Comparator - High	Current Output	-			-	-	-	$\vdash$	-	•	-	<del>                                     </del>	l	$\vdash$	-	$\vdash$	$\vdash$	ł i
	Detector	Carrent Output	┞	Ē	F	F	⊢	F	-	F	Ε	F	-	l	H	-	$\vdash$	$\vdash$	
	Differential Amplifie	or	⊢	H	⊢				F	H	-	$\vdash$	┝ <u></u>	ĺ	┝	$\vdash$	$\vdash$	$\vdash$	
	Limiter		$\vdash$		-	┍	<u> </u>	-	$\vdash$	$\vdash$	-	-		1	$\vdash$	$\vdash$	-	<u> </u>	
ا ا	Mixer		$\vdash$	$\vdash$	$\vdash$				-	$\vdash$	⊢	$\vdash$		Ì	$\vdash$		-	$\vdash$	
Applications	Modulator		┢	Н	-	-		-	-	⊢	┝	$\vdash$	-		⊢	$\vdash$	┢	-	
äti	Multivibrator		┢	H	-	-	-	-		H	-	$\vdash$	<u> </u>		-	H	H	-	
ië	Oscillator		$\vdash$	$\vdash$	╁	-	-	-	F	$\vdash$	$\vdash$	-	<b>-</b>		H	H	<u></u>	$\vdash$	
Ap	Schmitt Trigger		$\vdash$	H	_	-	-	-	┝	$\vdash$		-	<u> </u>	١ .	$\vdash$	$\vdash$	$\vdash$	┝	1
	Sense Amplfier		┢	H	-	F	╒	┍		⊢	-	$\vdash$	<del>                                     </del>		<del> </del>	Н	H	$\vdash$	SL
1	Switching		t	-	-			•		H	$\vdash$	$\vdash$	<del> </del>	ا ا	-	Н	$\vdash$	$\vdash$	ti.
	Thyristor & SCR Co	ntrol	-	•		-	-	-	ŕ	-	-		<b>-</b>	É	-		$\vdash$	$\vdash$	<u>:</u>
	Freq. Doubler, Mult. Sq. Root, Squarer		Ī	Ē								Ē		Sense Amplifier					For Digital Applications
	Display Decoder-Driv	ver	T		Γ									nse		•	•	•	jita
	Timer		Π			•		•		Г			i	လီ					قَ
	Balanced Input		Г			•	•			Г	Г								ō
	Balanced Output		Γ			Г			•	Г	Г								ш
	Low Noise (1/f)		T	Г	T			•		•	•	•						Г	
	Regulated Power Sup	pply	Γ		Г	Γ				Г							Г		
18	Class B Output		Г	Г			Γ			Г	Г	Г					Г	Γ	
Features	AGC Capability		Γ			•	•	•						۱ '				Г	Ī
ea	Multiple Unit		Γ											1				$\Gamma$	[
"	Wide Band		Γ																
	Micropower					•	•												1
	Decimal Pt. Output														•		•		I
	Ripple Blanking							•											
a l	Flat Pack (FP)																		•
ğ	Dual-In-Line Ceramic	(DIC)	•																
Package	Dual-In-Line Plastic	(DIP)			•	L									•	•	•	•	
L	TO-5					•	•	•		•		•							

#### 

<sup>\*</sup> A variety of RCA transistor arrays are also applicable as Computer-Interface Circuits: CA3026, CA3046, CA3049, CA3054, CA3080, CA3081, CA3082, CA3083, etc.

## **IC Operational Amplifiers**

			м	icr	opo		r				Н	igh	-Cu	rre	nt				w- oise
			Sir OT	igle A		riple TA	)		Sir OP AN										
			CA3080	CA3080A	CA3060AD	CA3060BD	CA3060D	CA3060E	CA3078AT	CA3078T	CA3033	CA3033A	CA3047	CA3047A	CA3094T	CA3094AT	CA3094BT	CA6741T	CA6078AT
		File No.	47			53			53	-		36	0			98			92
		Page	45	8		46	6		47	9		48	8		"	88		49	96
	Switching		•	•		-	•	•							•	•	•	L	Ш
١	Schmitt Trigger		•	•	•	•	-	•			•	•	•	•	•	•	•	L	
š	Multivibrator		•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	-
ati	Modulator		•	•	•	•	•	•		•					•	•	•	L	•
l≗	Mixer		•	•		•	•	•	-	•		_			•		•		
Applications	Detector		•	-	•	•	•	•		-		_		<u> </u>	•	•	•	L	•
`	Comparator		•	•	•	•		•	•		•	•	•	-	•	•	•	•	•
	DC Amplifier		•			•	-	-	•			•		•	•	=	•	•	•
ر س	Multiple Unit				•	-	•	•											
l e	AGC Capability			•	•		•	•							•	•		L	
pecial Features	Balanced Input			•	•		•		-	•		•	-	•	•	•	•	•	
۳	Short-Circuit Protection		-	-		-	-	•	•	-								•	•
Gi.	Internal Frequency Compe	ensation												<u></u>				•	
Sp	Single-Supply Operation		•	-	•	•	•	•	•	•		•	•	•	•			•	-
Ľ	Offset Adjustment								•	•		•	•					L	•
	FP																		
ag	DIC				•	-	•				•							L	
Package	DIP							•					•						
١٩	TO-5 Style		•	•					-	•	L				•		•		•

Operational Transconductance Amplifiers (OTA'S)

## **IC** Operational Amplifiers

			G	ene	ral	-Pu	rpo	se					w	ide	-Ba	nd												٦
			CA3458T	CA3558T	CA3741CT	CA3741T	CA3747CE	CA3747CT	CA3747E	CA3747T	CA3748CT	CA3748T	CA3008	CA3008A	CA3010	CA3010A	CA3015	CA3015A	CA3016	CA3016A	CA3029	CA3029A	CA3030	CA3030A	CA3037	CA3037A	CA3038	CA3038A
		File No.	L	531									L							6, 3								$\Box$
	Switching	rage	┞	501								⊢			_			50	7, E	16	_	_	_				Н	
ı	Schmitt Trigger		┨	$\vdash$	$\vdash$	<u> </u>	$\vdash$	$\vdash$	-	$\vdash$	$\vdash$	Н	┢		$\vdash$	-	$\vdash$	Н	$\vdash$	$\vdash$	$\vdash$	<u> </u>	$\vdash$	-	$\vdash$	H	H	$\vdash$
2 ∣	Multivibrator		-	-	-		-	-			-		-	-	_	-	-			-	-	-	-	-		-		
Applications	Modulator		F	<del> </del> -	⊢	-	-	F	-	-	F	-	⊢	-	-	┍	┝	F	Ë	-	F	-	F	-	⊢	-	-	H
ğ	Mixer		┞	-	⊢	-	$\vdash$	├	-	-	-	-	⊢	Н	$\vdash$	$\vdash$	⊢	H	H	<u> </u>	-	-	$\vdash$	-	⊢	$\vdash$	H	$\vdash$
اق	Detector		⊢	┝	├-	-	-	-		-	-	-	├	_	-	-	⊢	Н	-	_	-	├	-	-	-	Н	-	Н
₹				+-	-	-				-						-	<del> </del>			_	-		┝	-	-			
l	Comparator		:	-	-	•		:		-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	-	-		Н
⊢	DC Amplifier		凗	-	-	-	Ë	<u> </u>	Ξ.	-	-	-	-	-	-	-	μ <u>-</u>	-	-	-	-	-	-	-	-	-	₽	릐
l s	Multiple Unit		•	-	⊢	_	•	-	•		-	H	├-	H		-	<u> </u>	Ļ.	<u> </u>	_	_	L	├-	L	-	H	<u> </u>	Н
Ιž	AGC Capability		<u> </u>	<u> </u>	_	<u> </u>	_	├-	<u> </u>	<u> </u>	_	H	_	L	_	<u> </u>	L	_	_	<u> </u>	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>		L	
eal	Balanced Input		•	•	•	-	•			•		•	•	•	•	•	•	•	•		-	•	•		•	•	•	•
1=	Short-Circuit Protection		•	•	•	•	•	•	•	•	•	•	L	Щ		<u> </u>		L		<u> </u>	_	<u> </u>	<u> </u>	L		<u> </u>	L	Н
Special Features	Internal Frequency Compe	ensation	Ŀ	•	-	•	•	•	•	•		Щ	L			_	_	_			┞	_	_	_	L.		L	Ц
ιŝ	Single-Supply Operation		•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	-	•	•	•
<u> </u>	Offset Adjustment		L	$\vdash$	-		•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	₽
9	FP		L	<u> </u>	_			-	<u> </u>	<u> </u>	<u> </u>		•	•	Ш	<u> </u>	$\vdash$		•		L	L	L	L	<u> </u>	L	L	$\sqcup$
Ιĝ	DIC		L	$\vdash$	_			<u> </u>				Щ	Ш	Щ		L.	_		L_	$\sqcup$	L	_	<u> </u>	_	•	•		•
Package	DIP		L	L	<u> </u>		•	L	•	_		Ш	_	Ш			$\Box$	Ш	_		•	•	•	•	<u>L</u>		L	Ш
ت	TO-5 Style		•	•		•		•		•	•				•	•	•	•						L.				

		Micropower											
	Fea-					IVI I	cropow	er					
	tures	(OTA'S)★ Single T					riple					Single Op. Amp	
				CA3080A	_		<del> </del>		-	<b>F</b>	<del> </del>		<del>"</del>
	RCA Type No.	CA3080	CA3080 CA3080A		CA3060BD	CA3060 AD,BD,E	CA3060D		CA3078T CA6078AT		CA3078AT		
Characteristics	Operating Conditions	/+, V = ±15 V	ABC = 500µA	V <sup>+</sup> , V <sup>-</sup> = ±15V IABC = 5µA	V <sup>+</sup> , V <sup>-</sup> = ±15V IABC = 1μ.Λ	V <sup>+</sup> , V <sup>-</sup> ±15V IABC = 100µA	V+, V= ±6V IABC = 1µA	V+, V= ±6V IABC = 100µA	V <sup>+</sup> , V <sup>-</sup> ±6V I <sub>Q</sub> = 100µA	V <sup>+</sup> , V <sup>-</sup> = ±0.75V I <sub>Q</sub> = 1µA	V <sup>+</sup> , V <sup>-</sup> = ±6V I <sub>Q</sub> = 20µA	V+, V= ±0.75V IQ = 1µA	$V^{+}, V^{-} \pm 15V$ $I_{Q} = 20\mu A$
	39111001					/-		7-		> =		> =	
Static Conditions (at	atic Conditions (at T <sub>A</sub> = 25°C)												
Input Offset Voltage – mV max.	v <sub>IO</sub>	5	2	2	5	5	5	5	4.5	1.5 typ.	3.5	0.90 typ.	3.5
Input Offset Current — nA max.	110	600	600	1.2 typ.	14	1000	14	1000	32	0.5 typ.	2.5	0.054 typ.	2.7
Input Bias Current — nA max.	11	5000	5000	40 typ.	70	5000	70	5000	170	1.3 typ.	12	0.45 typ.	14
Input Offset Voltage Temperature Coeffi- cient – µV/°C typ.	ν <sub>ΙΟ/ΔΤ</sub>	1.0	1.0	0.5	1.1	1.1	1.1	1.1	6	6 typ.	5 typ.	5	5 typ.
Peak-to-Peak Output	Vом	24	24	28.3 typ.	24	24	10.6	10.2	10	0.30 typ.	10	0.3 typ.	27
Voltage – V min.	OWI	Load R	esistance	(R <sub>L</sub> ) = °	ю				RL = 10 kΩ	RL = 20 kΩ			
Peak-to-Peak Output Current – mA min.	ГОМ	0.700	0.700	0.006	0.0026	0.300	0.0026	0.300	13*	1.0 typ.	13*	1	13*
Device Dissipation— mW max.	PD	36	36	0.300	0.42	42	0.170	14.5	1.56	0.0015 typ.	0.30	0.0015 typ.	0.75
Maximum Supply Voltage — V <sup>+</sup> , V <sup>—</sup>	V <sup>+</sup> ,V <sup>-</sup>	±18	±18	±18	±16	±16	±7	±7	±7	±7	±18	±18	±18
Minimum Output Voltage for Single- Supply Operation (neg. gnd.) — V typ.	٧o	0.6	0.6	0.5	0.050	0.100	0.050	0.100	0.7	0.7	0.7	0.7	0.7

 <sup>→</sup> Operational Transconductance Amplifiers (OTA's)
 ■ Low-noise premium version of the CA3078T that is virtually free of "popcorn" (burst) noise.

<sup>\*</sup> Typical

	Fea.		Micropower										
	tures			OTA'S)	*							Single	
			Single Triple					1	Op. Amı	э.			
	RCA Type No.	CA3080	CA3080A	CA3080A	CA3060BD	CA3060 AD,BD,E		CA3060D	CA3078T	CA6078AT		CA3078AT	
Characteristics	Operating Conditions	V+, V= ±15 V	.BC = 500µA	V <sup>+</sup> , V <sup>-</sup> = ±15V IABC = 5µA	V <sup>+</sup> , V <sup>-</sup> ±15V I <sub>ABC</sub> = 1μA	V+, V-= ±15V IABC = 100µA	V+, V= ±6V IABC = 1µA	V <sup>+</sup> , V <sup>-</sup> = ±6V IABC = 100µA	V <sup>+</sup> , V <sup>-</sup> ±6V I <sub>Q</sub> = 100µA	V <sup>+</sup> , V <sup>-</sup> = ±0.75V I <sub>Q</sub> = 1µA	V <sup>+</sup> , V <sup>-</sup> = ±6V I <sub>Q</sub> = 20µA	V+, V= ±0.75V IQ = 1µA	, V'= ±15V = 20µA
	Symbol	>	_<	> _4	> _4	> _<	> _	5.₹	> 2	<u></u> 5_¤	> 2	5.₽	ţ` <u>ö</u>
Dynamic Conditions	(at TA =	= 25°C)											
Forward Transconduc- tance – µmho:	gm												
Min.		6700	7700	-	300	30,000	300	30,000		_		-	
Max.		13,000	12,000	96 typ.		_	_	_	-		<u> </u>		-
Open-Loop Voltage Gain:	A <sub>OL</sub>								RL = 10 kΩ	RL = 20 kΩ	R <sub>L</sub> = 10 kΩ		
volts/volt min,		_	_	-	-	_	_		20,000	3160 typ.	31,600	1,780 typ.	25,100
dB min,		-	_	-	-	-	-	-	88	60 typ.	92	65	92
Slew Rate (Non- Inverting Unity Gain) – V/µs typ.	SR	50 R <sub>L</sub> =1M C <sub>L</sub> = 5p	50 Ω F	0.5	0.1	8.0	0.1	8.0	0.4	0.001 typ.	0.027	0.001	-
Common-Mode Rejection Ratio — dB min,	CMRR	80	80	110 typ.	80	70	80	70	80	90 typ.	80	90 typ.	80
Gain-Bandwidth Product (Unity Gain Non-Inverting Comp.) MHz typ.	f <sub>T</sub> (op- amp)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	0.01 0.80	0.003 typ.	200 Hz	0.003 typ.	-
Common-Mode Voltage Range – V min.	V <sub>CMR</sub>	±12	±12	+14, -14.5 typ.	+12, -12	+12, -12	+4.4, -5.1	+4.3, -5.0	±5	+0.5, -0.2 typ.	-5, +5	-0.2, +0.5 typ.	-14, +14 typ.
Special Features													
Short Circuit Protection		yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	γes
Frequency Compensation		ext.	ext.	ext.	ext.	ext.	ext.	ext.	ext.	ext.	ext.	ext.	ext.
Single-Supply Operation		yes	yes	yes	yes	yes	yes	yes	yes	yes	yes .	yes	yes
Offset Adjustment		no	no	no	no	no	no	no	yes	yes	yes	yes	yes

<sup>▼</sup> Operational Transconductance Amplifiers (OTA's)

Low-noise premium version of the CA3078T that is virtually free of "popcorn" (burst) noise.

	Fea- tures			gh-Curr	h-Current			General- Purpose		Wide-Band			
	RCA Type No.	CA3033 CA3047	CA3033A CA3047A	CA3094T CA3094AT CA3094BT		CA3741CT • CA3747CT• o	.A3741T .A3747E•	CA3010 CA3037	CA3010A CA3037A	CA3016 CA3038	CA3016A CA3038A		
Characteristics	Operating Conditions	V+, V = ±12V	V+, V-= ±15V		o. Value @ , V = ±1		CA3458T● C/ CA3747CE● C CA3748CTº	CA3558T® CA3741T CA6741T# CA3747E® CA3747T® CA3748To	CA3008, CA CA3029, CA	CA3008A, C CA3029A, C	CA3015, C/ CA3030, C/	CA3015A, C CA3030A, C	
	Symbol	5	<b>*</b>				V+, v-	= ±15V	V+, V	·= ±6V	V+, V- = ±12V		
Static Conditions (at	TA = 25	50C)											
Input Offset Voltage – mV max.	v <sub>io</sub>	5	5	0.4		6	5	5	2	5	2		
Input Offset Current — nA max.	<sup>1</sup> 10	35	25	20		200	200	5000	1500	5000	1600		
Input Bias Current — nA max.	lj.	350	180		200		500	500	12,000	4000	24,000	6000	
Input Offset Voltage Temperature Coeffi- cient — μV/°C typ.	ν <sub>ιΟ/Δ</sub> τ	6.6	6.6		4		2	2	1.2	1.2	3.5	1.2	
Peak-to-Peak Output	Vом	18	23		30		24	24	4	4	12	12	
Voltage – V min.	VOM	R <sub>L</sub> = 0.5 kΩ	RL = 0.3 kΩ	$R_L=2k\Omega$ to $V^+$		R <sub>L</sub> ≈ 10	ΩkΩ		RL≡∝				
Peak-to-Peak Output Current – mA min.	ОМ	35	76	300 mA peak		10	10	9 typ. a 0.5 kΩ	t RL	$18 \text{ typ.}$ 0.5 k $\Omega$	at R <sub>L</sub>		
Device Dissipation— mW max.	PD	180	300	30		85	85	30 typ.	30 typ.	175 typ.	175 typ.		
Maximum Supply Voltage — V <sup>+</sup> , V <sup>—</sup>	V+,V-	±13	±19	±12 ±18 ±22		±18	±22	±8	±8	±16	±16		
Minimum Output Voltage for Single- Supply Operation (neg. gnd.) — V typ.	v <sub>o</sub>	0.05	0.05	0.4			1.5	1.5	2.0	2.0	4.7	4.7	

<sup>•</sup> For CA3458T, CA3558T, CA3747E, CA3747CE, CA3747T, & CA3747CT, the ratings apply to one of the dual op-amps in the package.
o For CA3748T & CA3748CT external compensation is required.

	Fea- tures		High-Current				eral- pose		Wide-Band			
	RCA Type No.	CA3033 CA3047	CA3033A CA3047A	CA3094T	CA3094AT	CA3094BT	CA3458T • CA3741CT CA3747CE • CA3747CT • CA3748CT • CA358T • CA3741T CA3558T • CA3741T • CA374T • CA3748T •		A3010 A3037	CA3010A CA3037A	43016 43038	CA3016A CA3038A
	Operating Conditions	V- = ±12V	v+, v·= ±15v		p. Value @ , V = ±1				CA3008, CA3010 CA3029, CA3037	CA3008A, (	CA3015, CA3016 CA3030, CA3038	CA3015A, C
	Symbol	, ,	, ,				V+, v-	= ±15V	V+, V	- = ±6V	V+, V-	= ±12V
Dynamic Conditions	(at TA	= 25ºC)										
Forward Transconductance – µmho:	gm	_	_		2200		_			_	_	-
Max.		_	_				<u>                                     </u>		_	_	_	_
Open-Loop Voltage Gain:	AOL	R <sub>L</sub> = 50	Ωοο		R <sub>L</sub> =2k	Ω	R <sub>L</sub> = 2	kΩ				
volts/volt min.		15,800	22,400		100,000	)	20,000	50,000	710	710	2000	2000
dB min.		84	87		100		86	94	57	57	66	66
Slew Rate (Non- Inverting Unity Gain) – V/µs typ.	SR	2.7	3.0		0.7		0.5	0.5	3.0	3.0	7.0	7.0
Common-Mode Rejection Ratio — dB min.	CMRR	84	93		110		77	77	70	70	80	80
Gain-Bandwidth Product (Unity Gain Non-Inverting Comp.) MHz typ.	f <sub>T</sub> (op- amp)	0.3	0.5		30		1.0	1.0	15	15	50	50
Common-Mode Voltage Range – V min.	V <sub>CMR</sub>	+3.5, -7.5	+4.7, -9.7		+13.8 14.5		±12	±12	+0.5, -4.0	+0.5, -4.0	+0.65, -8.0	+0.65 -8.0
Special Features												
Short Circuit Protection		no	no		No		yes	yes	no	no	no	no
Frequency Compensation		ext.	ext.	ext.		int. <sup>o</sup>	int. <sup>0</sup>	ext.	ext.	ext.	ext.	
Single-Supply Operation		yes	yes		γes		yes	yes	yes	yes	yes	yes
Offset Adjustment		yes	yes		no			yes $\Delta$	yes $\Delta$	yes	yes	yes

For CA3458T, CA3558T, CA3747E, CA3747CE, CA3747T, & CA3747CT, the ratings apply to one of the dual op-amps in the package.

o For CA3748T & CA3748CT external compensation is required.

#### RCA IC PACKAGES AND LEAD FORMS



14-Lead Flat Pack "K"



14-Lead Dual-in-Line Ceramic "D"



16-Lead Dual-in-Line Ceramic "D"



16-Lead Dual-in Line Ceramic "D"



Modified TO-5 Style



8-Lead TO-5 "T"



8-Lead Dual-in-Line (DIL-CAN) TO-5 "S"



10-Lead TO-5 "T"



10-Formed-Lead TO-5 "VI"



12-Lead TO-5 "T"



14-Lead Frit Seal Dual-in-Line Ceramic "F"



8-Lead Frit Seal Dual-in-Line Ceramic "F"



14-Lead Dual-in-Line Plastic "E"



16-Lead Dual-in-Line Plastic "E"



14-Lead Quad-in-Line Plastic "Q"



16-Lead Quad-in-Line Plastic "Q"



20-Lead Quad-in-Line Plastic "Q"

## Linear IC High-Reliability Program

RCA's High-Reliability Program, conforming to the provisions of MIL-STD-883, the military standard of test methods and procedures for microelectronics, offers a wide selection of integrated circuits in 4 standard high-reliability screening levels for a wide range of aerospace, military, and other critical applications. These 4 levels offer broad flexibility in the choice of integrated circuits for various high-reliability needs.

Product supplied to this program is identified with the basic type designation followed by a suffix number for the screening level to which it was tested (i.e. /1, /2, /3, or /4). For example a type CA3015A in high-reliability versions would be designated as CA3015A/1, or CA3015A/2, or CA3015A/3, or CA3015A/4.

RCA's ability to comply with MIL-STD-883 requirements is the result of rigid process quality controls and lot acceptance criteria imposed on our integrated circuits before reliability screening. At the completion of the 100% mechanical and electrical screens this canability is verified by


Quality Control sampling for Group A (electrical) and Group B and Group C (environmental and electrical) requirements in accordance with MIL-STD-883 procedures for microcircuits.

RCA's High-Reliability data bulletins and reports have been designed to specify this multilevel reliability program in self-contained documents for each integrated circuit type with detailed references to MIL-STD-883 methods, conditions, and format.

RCA's High-Reliability Integrated Circuits Program introduces important economies and improved availability into many critical applications where these published data are acceptable without change. For further information, contact your RCA Representative and refer to the basic type number and screening level you require.

RCA Integrated Circuit High-Reliability Screening Levels

RCA Level	MIL-STD-883	Application	Description
/1	Class A	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is imperative
/2	Class A (Without Radiographic Inspection)	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is imperative
/3	Class B	Military & Industrial For example in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C	Military & Industrial For example, on Ground Based Electronics	For devices intended for use where replacement can readily be accomplished





## **Linear Integrated Circuits**Application Note 1CE-402

## Operating Considerations for RCA Solid State Devices

Solid state devices are being designed into an increasing variety of electronic equipment because of their high standards of reliability and performance. However, it is essential that equipment designers be mindful of good engineering practices in the use of these devices to achieve the desired performance.

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply-voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

#### **GENERAL CONSIDERATIONS**

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices

usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces. For specific information on voltage creepage, the user should consult references such as the JEDEC Standard No. 7 "Suggested Standard on Thyristors," and JEDEC Standard RS282 "Standards for Silicon Rectifier Diodes and Stacks".

The metal shells of some solid state devices operate at the collector voltage and for some rectifiers and thyristors at the anode voltage. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

#### TRANSISTORS WITH FLEXIBLE LEADS

Flexible leads are usually soldered to the circuit elements. It is desirable in all soldering operations to provide some slack or an expansion elbow in each lead, to prevent excessive tension on the leads. It is important during the soldering operation to avoid excessive heat in order to prevent possible damage to the devices. Some of the heat can be absorbed if the flexible lead of the device is grasped between the case and the soldering point with a pair of pliers.

#### TRANSISTORS WITH MOUNTING FLANGES

The mounting flanges of JEDEC-type packages such as the TO-3 or TO-66 often serve as the collector or anode terminal. In such cases, it is essential that the mounting flange be securely fastened to the heat sink, which may be the equipment chassis. UNDER NO CIRCUMSTANCES, HOWEVER, SHOULD THE MOUNTING FLANGE BE SOLDERED DIRECTLY TO THE HEAT SINK OR CHASSIS BECAUSE THE HEAT OF THE SOLDERING OPERATION COULD PERMANENTLY DAMAGE THE DEVICE.

Such devices can be installed in commercially available sockets. Electrical connections may also be made by soldering directly to the terminal pins. Such connections may

be soldered to the pins close to the pin seals provided care is taken to conduct excessive heat away from the seals; otherwise the heat of the soldering operation could crack the pin seals and damage the device.

During operation, the mounting-flange temperature is higher than the ambient temperature by an amount which depends on the heat sink used. The heat sink must have sufficient thermal capacity to assure that the heat dissipated in the heat sink itself does not raise the device mounting-flange temperature above the rated value. The heat sink or chassis may be connected to either the positive or negative supply.

In many applications the chassis is connected to the voltage-supply terminal. If the recommended mounting hardware shown in the data bulletin for the specific solid-state device is not available, it is necessary to use either an anodized aluminum insulator having high thermal conductivity or a mica insulator between the mounting-flange and the chassis. If an insulating aluminum washer is required, it should be drilled or punched to provide the two mounting holes for the terminal pins. The burrs should then be removed from the washer and the washer anodized. To insure that the anodized insulating layer is not destroyed during mounting, it is necessary to remove the burrs from the holes in the chassis.

It is also important that an insulating bushing, such as glass-filled nylon, be used between each mounting bolt and the chassis to prevent a short circuit. However, the insulating bushing should not exhibit shrinkage or softening under the operating temperatures encountered. Otherwise the thermal resistance at the interface between transistor and heat sink may increase as a result of decreasing pressure.

#### PLASTIC POWER TRANSISTORS AND THYRISTORS

RCA power transistors and thyristors (SCR's and triacs) in molded-silicone-plastic packages are available in a wide range of power-dissipation ratings and a variety of package configurations. The following paragraphs provide guidelines for handling and mounting of these plastic-package devices, recommend forming of leads to meet specific mounting requirements, and describe various mounting arrangements, thermal considerations, and cleaning methods. This information is intended to augment the data on electrical characteristics, safe operating area, and performance capabilities in the technical bulletin for each type of plastic-package transistor or thyristor.

#### Lead-Forming Techniques

The leads of the RCA VERSAWATT in-line plastic packages can be formed to a custom shape, provided they are not indiscriminately twisted or bent. Although these leads can be formed, they are not flexible in the general sense, nor are they sufficiently rigid for unrestrained wire wrapping

Before an attempt is made to form the leads of an in-line package to meet the requirements of a specific application, the desired lead configuration should be determined, and a lead-bending fixture should be designed and constructed. The use of a properly designed fixture for this operation

eliminates the need for repeated lead bending. When the use of a special bending fixture is not practical, a pair of long-nosed pliers may be used. The pliers should hold the lead firmly between the bending point and the case, but should not touch the case.

When the leads of an in-line plastic package are to be formed, whether by use of long-nosed pliers or a special bending fixture, the following precautions must be observed to avoid internal damage to the device:

- Restrain the lead between the bending point and the plastic case to prevent relative movement between the lead and the case.
- 2. When the bend is made in the plane of the lead (spreading), bend only the narrow part of the lead.
- When the bend is made in the plane perpendicular to that
  of the leads, make the bend at least 1/8 inch from the
  plastic case.
- 4. Do not use a lead-bend radius of less than 1/16 inch.
- 5. Avoid repeated bending of leads.

The leads of the TO-220AB VERSAWATT in-line package are not designed to withstand excessive axial pull. Force in this direction greater than 4 pounds may result in permanent damage to the device. If the mounting arrangement tends to impose axial stress on the leads, some method of strain relief should be devised.

Wire wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. Soldering to the leads is also allowed. The maximum soldering temperature, however, must not exceed 275°C and must be applied for not more than 5 seconds at a distance not less than 1/8 inch from the plastic case. When wires are used for connections, care should be exercised to assure that movement of the wire does not cause movement of the lead at the lead-to-plastic junctions.

The leads of RCA molded-plastic high-power packages are not designed to be reshaped. However, simple bending of the leads is permitted to change them from a standard vertical to a standard horizontal configuration, or conversely. Bending of the leads in this manner is restricted to three 90-degree bends; repeated bendings should be avoided.

#### Mounting

Recommended mounting arrangements and suggested hardware for the VERSAWATT transistors are given in the data bulletins for specific devices and in RCA Application Note AN-4124. When the transistor is fastened to a heat sink, a rectangular washer (RCA Part No. NR231A) is recommended to minimize distortion of the mounting flange. Excessive distortion of the flange could cause damage to the transistor. The washer is particularly important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate insulating bushings; however, the holes should not be larger than necessary to provide hardware clearance and, in any case, should not exceed a diameter of 0.250 inch.

Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds

is specified. Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. An excellent method of avoiding this problem is to use a spacer or combination spacer-isolating bushing which raises the screw head or nut above the top surface of the plastic body. The material used for such a spacer or spacer-isolating bushing should, of course, be carefully selected to avoid "cold flow" and consequent reduction in mounting force. Suggested materials for these bushings are diallphtalate, fiberglass-filled nylon, or fiberglass-filled polycarbonate. Unfilled nylon should be avoided.

Modification of the flange can also result in flange distortion and should not be attempted. The transistor should not be soldered to the heat sink by use of lead-tin solder because the heat required with this type of solder will cause the junction temperature of the transistor to become excessively high.

The TO-220AA plastic transistor can be mounted in commercially available TO-66 sockets, such as UID Electronics Corp. Socket No. PTS-4 or equivalent. For testing purposes, the TO-220AB in-line package can be mounted in a Jetron Socket No. CD74-104 or equivalent. Regardless of the mounting method, the following precautions should be taken:

- 1. Use appropriate hardware.
- 2. Always fasten the transistor to the heat sink before the leads are soldered to fixed terminals.
- 3. Never allow the mounting tool to come in contact with the plastic case.
- 4. Never exceed a torque of 8 inch-pounds.
- 5. Avoid oversize mounting holes.
- 6. Provide strain relief if there is any probability that axial stress will be applied to the leads.
- 7. Use insulating bushings to prevent hot-creep problems. Such bushings should be made of diallphthalate, fiber-glass-filled nylon, or fiberglass-filled polycarbonate.

The maximum allowable power dissipation in a solid state device is limited by the junction temperature. An important factor in assuring that the junction temperature remains below the specified maximum value is the ability of the associated thermal circuit to conduct heat away from the device

When a solid state device is operated in free air, without a heat sink, the steady-state thermal circuit is defined by the junction-to-free-air thermal resistance given in the published data for the device. Thermal considerations require that a free flow of air around the device is always present and that the power dissipation be maintained below the level which would cause the junction temperature to rise above the maximum rating. However, when the device is mounted on a heat sink, care must be taken to assure that all portions of the thermal circuit are considered.

To assure efficient heat transfer from case to heat sink when mounting RCA molded-plastic solid state power devices, the following special precautions should be observed:

- Mounting torque should be between 4 and 8 inchpounds.
- 2. The mounting holes should be kept as small as possible.
- Holes should be drilled or punched clean with no burrs or ridges, and chamfered to a maximum radius of 0.010 inch
- 4. The mounting surface should be flat within 0.002 inch/inch.
- Thermal grease (Dow Corning 340 or equivalent) should always be used on both sides of the insulating washer if one is employed.
- Thin insulating washers should be used. (Thickness of factory-supplied mica washers range from 2 to 4 mils).
- A lock washer or torque washer, made of material having sufficient creep strength, should be used to prevent degradation of heat sink efficiency during life.

A wide variety of solvents is available for degreasing and flux removal. The usual practice is to submerge components in a solvent bath for a specified time. However, from a reliability stand point it is extremely important that the solvent, together with other chemicals in the solder-cleaning system (such as flux and solder covers), do not adversely affect the life of the component. This consideration applies to all non-hermetic and molded-plastic components.

It is, of course, impractical to evaluate the effect on long-term transistor life of all cleaning solvents, which are marketed with numerous additives under a variety of brand names. These solvents can, however, be classified with respect to their component parts, as either acceptable or unacceptable. Chlorinated solvents tend to dissolve the outer package and, therefore, make operation in a humid atmosphere unreliable. Gasoline and other hydrocarbons cause the inner encapsulant to swell and damage the transistor. Alcohol and unchlorinated freons are acceptable solvents. Examples of such solvents are:

- 1. Freon TE
- 2. Freon TE-35
- 3. Freon TP-35 (Freon PC)
- 4. Alcohol (isopropanol, methanol, and special denatured alcohols, such as SDA1, SDA30, SDA34, and SDA44)

Care must also be used in the selection of fluxes for lead soldering. Rosin or activated rosin fluxes are recommended, while organic or acid fluxes are not. Examples of acceptable fluxes are:

- 1. Alpha Reliaros No. 320-33
- 2. Alpha Reliaros No. 346
- 3. Alpha Reliaros No. 711
- 4. Alpha Reliafoam No. 807
- 5. Alpha Reliafoam No. 809
- 6. Alpha Reliafoam No. 811-13
- 7. Alpha Reliafoam No. 815-35
- 8. Kester No. 44

If the completed assembly is to be encapsulated, the effect on the molded-plastic transistor must be studied from both a chemical and a physical standpoint.

#### RECTIFIERS AND THYRISTORS

A surge-limiting impedance should always be used in series with silicon rectifiers and thyristors. The impedance value must be sufficient to limit the surge current to the value specified under the maximum ratings. This impedance may be provided by the power transformer winding, or by an external resistor or choke.

A very efficient method for mounting thyristors utilizing packages such as the JEDEC TO-5 and "modified TO-5" is to provide intimate contact between the heat sink and at least one half of the base of the device opposite the leads. These packages can be mounted to the heat sink mechanically with glue or an epoxy adhesive, or by soldering. Soldering to the heat sink is preferable because it is the most efficient method.

The use of a "self-jigging" arrangement and a solder preform is recommended. Such an arrangement is illustrated in RCA Publication MHI-300B, "Mounting Hardware Supplied with RCA Semiconductor Devices". If each unit is soldered individually, the heat source should be held on the heat sink and the solder on the unit. Heat should be applied only long enough to permit solder to flow freely. For more detailed thyristor mounting considerations, refer to Application Note AN3822, "Thermal Considerations in Mounting of RCA Thyristors".

#### MOS FIELD-EFFECT TRANSISTORS

Insulated-Gate Metal Oxide-Semiconductor Field-Effect Transistors (MOS FETs), like bipolar high-frequency transistors, are susceptible to gate insulation damage by the electrostatic discharge of energy through the devices. Electrostatic discharges can occur in an MOS FET if a type with an unprotected gate is picked up and the static charge, built in the handler's body capacitance, is discharged through the device. With proper handling and applications procedures, however, MOS transistors are currently being extensively used in production by numerous equipment manufacturers in military, industrial, and consumer applications, with virtually no problems of damage due to electrostatic discharge.

In some MOS FETs, diodes are electrically connected between each insulated gate and the transistor's source. These diodes offer protection against static discharge and in-circuit transients without the need for external shorting mechanisms. MOS FETs which do not include gate-protection diodes can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs attached to the device by the vendor, or by the insertion into conductive material such as "ECCOSORB\* LD26" or equivalent.
  - (NOTE: Polystyrene insulating "SNOW" is not sufficiently conductive and should not be used.)
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.

- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.

#### INTEGRATED CIRCUITS

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

## COS/MOS (Complementary-Symmetry MOS) Integrated Circuits

Although protection against electrostatic effects is provided by built-in circuitry, the following precautions should be taken in handling these circuits:

- Soldering-iron tips and test equipment should be grounded.
- Devices should not be inserted in non-conductive containers such as conventional plastic snow or trays. A conductive material such as "ECCOSORB LD26" or equivalent should be used.

Low-source-impedance pulse generators connected to the inputs of these devices must be disconnected before the dc power supply is turned off. All unused input leads must be connected to either VSS or VDD, whichever is appropriate for the logic circuit operation desired.

#### SOLID STATE CHIPS

Solid state chips, unlike packaged devices, are nonhermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

- Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
  - A. Storage temperature, 40°C max.
  - B. Relative humidity, 50% max.
  - C. Clean, dust-free environment.
- The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
- During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
- 4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to

<sup>\*</sup>Trade Mark: Emerson and Cumming, Inc.

moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

#### SOLID STATE LASERS AND EMITTING DIODES

Optoelectronic devices should employ the same mounting and heat-sink procedures utilized with other solid state devices. The temperature ratings established for storing, mounting, and operating these devices must not be exceeded to avoid damaging the emitters. Because the extremely small size and high driving-current requirements of some of these devices preclude the use of polarity marks on the housing and package configurations, care must be taken to insure that voltage is always applied in the proper direction. It is important, therefore, to refer to the data bulletin for the proper polarity before applying voltage to the device. Pulse driving circuitry should be designed to prevent transients (positive or negative) or momentary surges from exceeding drive conditions. The following suggestions are offered:

- 1. High-speed clipping diodes should be placed at terminals to bypass negative transients.
- High-speed, sense-and-clamp circuitry should be used to prevent overdrive in peak or average current by clamping or disconnect techniques. For short pulses, ordinary thermal fuses should not be used because they do not provide adequate device protection.

The characteristics of solid state emitters vary substantially with changes in ambient temperature. Threshold, the point at which lasing starts, is highly dependent on temperature and requires compensation of drive current in applications where operation over a wide temperature range is a design requirement. A room-temperature laser can be damaged if a constant drive current is maintained while the ambient temperature is reduced to cryogenic levels. Published data bulletins for individual devices specify safe levels of operation.

In most cases, the voltage drop across a solid state emitter is of comparatively low amplitude; however, the required drive current may be many amperes. As in the case

of other high-operating-current devices, therefore, clean and low-impedance contacts are required in all applications.

High voltage may be present in pulse-driven circuits utilizing these devices. Therefore, consideration should be given to the possibility of shock hazard which may result from contact with these high voltages. In general, where devices are operating at potentials which may be dangerous to personnel, suitable precautionary measures should be taken to prevent direct contact with these devices.

#### **Radiation Safety Considerations**

Injection laser diodes emit electromagnetic radiation at wavelengths which may be invisible to the human eye. Suitable precautions must be taken to avoid possible damage to the eye from overexposure to this radiant energy. Precautionary measures include the following:

- In Systems with No External Lens Avoid viewing the laser source at close range. Since the emitted beam is not collimated, increasing the distance to the laser source greatly reduces the risk of overexposure.
- In Systems Utilizing External Optics Avoid viewing the emitter directly along the optical axis of the radiated beam.
- Reflections From Surfaces Minimize unwanted specular reflections in the system.

#### ADDITIONAL DATA

Additional information on handling, mounting, and operating RCA Solid State Devices is given in the following publications which are available on request from RCA/Commercial Engineering, Harrison, N.J. 07029.

- MHI-300B "RCA Mounting Hardware Supplied with RCA Semiconductor Devices"
- 1CE-338 "RCA Integrated Circuits Mounting and Connection Techniques"
- AN-3822 "Thermal Considerations in Mounting of RCA Thyristors"
- AN-4124 "Handling and Mounting of RCA Molded-Plastic Transistors and Thyristors"

## **IC Receiver Circuits**



## **Linear Integrated Circuits**

CA3052

## Special-Function Sub-System Stereo Preamplifier

The RCA CA3052 is a silicon monolithic integrated circuit designed specifically for stereo preamplifier service. The circuit consists of four independent AC amplifiers which can operate from a single-ended supply.

The CA3052 can operate as an equalizer amplifier in tape recorders, magnetic cartridge phonograph applications, and tone control amplifiers. The CA3052 can provide all of the amplification necessary for a full-function stereo preamplifier.

The CA3052 is supplied in a 16-lead dual-in-line plastic package.

#### **APPLICATIONS**

- Full-function stereo preamplifiers
- Tape recorder and playback preamplifiers
- Tone Generators

RCA CA3048 Amplifier Array (File No.377) is schematically identical with the CA3052. Each amplifier of the CA3048 is tightly specified for equivalent output noise under a variety of test methods. The CA3052 is specified using RIAA test methods for equivalent input noise using one test method for amplifiers 1 and 4, and an appropriately different method for amplifiers 2 and 3.

## FOUR INDEPENDENT AC AMPLIFIERS

For Stereo Preamplifiers, Magnetic Pickups, Tape Heads, etc.



CA3052

#### FFATURES

- Four AC amplifiers on a common substrate
- Independently accessible inputs and outputs
- Operates from single-ended supply

#### EACH AMPLIFIER

• High voltage gain . . . . . . 53 dB min. • High input resistance . . . . . 90 k  $\Omega$  typ. • Undistorted output voltage . . . . 2 V rms min. • Output Impedance . . . . . 1 k  $\Omega$  typ. • Open-loop bandwidth . . . . . 300 kHz typ.




Fig. 1 - Block diagram of stereo preamplifier using CA3052.

1755-1119

#### ABSOLUTE-MAXIMUM RATINGS at TA = 25°C:

#### DISSIPATION:

Up to $T_A = 55^{\circ}C$	· · · · 750 mW y at 7.7 mW/°C
TEMPERATURE RANGE:	
Operating	-40°C to +85°C
Storage	-65°C to +150°C
POWER SUPPLY VOLTAGE	+16 V
AC INDUT VOI TAGE	0.5 V rms

#### MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 4 is +2 to -3.6 volts.

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1		+ 16 0	*	*	*	*	*	*	*	*	*	*	*	*	0 -16	*
2			*	+2	0	*	*	+2 -3.6	+2 -3.6	*	*	+ 16 0	+2 -3.6	*	+16	0 -16
3				+5 -5	*	*	*	*	*	*	*	*	*	*	*	*
4					+3.6 -2	*	*	*	*	*	*	*	*	*	*	*
5						0 -16	*	+2 -3.6	+2 -3.6	*	0 -16	+16 0	+2 -3.6	*	+16 0	*
6							*	*	*	*	*	*	0 -16	*	*	*
7								+5 -5	*	*	*	*	*	*	*	*
8									*	*	*	*	*	*	*	*
9										+5 -5	*	*	*	*	*	*
10											*	*	*	*	*	*
11												*	*	*	*	*
12													0 -16	*	*	*
13														+5 -5	*	*
14															*	*
15																+16 0
16																

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

#### ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIR- CUIT		LIMITS CA3052		UNITS	TYPICAL CHARAC- TERISTICS CURVES
			FIG.	MIN.	TYP.	MAX.		FIG.
STATIC	,		,	,	,			
Current drain per amplifier pair	1 <sub>12</sub> or 1 <sub>15</sub>	V <sub>CC</sub> = +12 V	3	9.5	13.5	17.5	mA	4,5
DC Voltage at Output Terminals	V <sub>1</sub> , V <sub>6</sub> , V <sub>11</sub> , V <sub>16</sub>	V <sub>CC</sub> = +12 V	3	6.1	6.9	8.1	v	_
DC Voltage at Feedback Terminals	V <sub>3</sub> , V <sub>7</sub> , V <sub>10</sub> , V <sub>14</sub>	V <sub>CC</sub> = +12 V	3	1.7	2.0	2.3	V	-
DC Voltage at Input Terminals	V <sub>4</sub> , V <sub>8</sub> , V <sub>9</sub> , V <sub>13</sub>	V <sub>CC</sub> = +12 V	3	2.2	2.5	2.8	V	-
DYNAMIC each amplifier with n	o AC feedback	unless otherwise noted-ter	minals 3,	7, 10,&	14 bypasse	d to groun	d	
Open-Loop Gain	A <sub>OL</sub>	V <sub>CC</sub> = +12 V E <sub>IN</sub> = 2 mV f = 10 kHz	6	53	58	-	dB	7,8
Open-Loop Output Voltage Swing	V <sub>O</sub> (rms)	V <sub>CC</sub> = +12 V f = 1 kHz THD = 5%	6	2.0	2.4	_	v	_
Open-Loop -3 dB Bandwidth	вw	$V_{CC} = +12 V$ $E_{ N} = 2 mV$	6	-	300	-	kHz	9
Open-Loop Total Harmonic Distortion	THD	V <sub>CC</sub> = +12 V, f = 1 kHz E <sub>OUT</sub> = 2 V rms	6	-	0.65	-	%	10
Input Resistance	R <sub>IN</sub>	V <sub>CC</sub> = +12 V, f = 1 kHz	-	-	90	-	kΩ	-
Input Capacitance	CIN	V <sub>CC</sub> = +12 V, f = 1 MHz	-	-	9	-	pF	-
Output Resistance	R <sub>OUT</sub>	V <sub>CC</sub> = +12 V, f = 1 kHz	-	-	1	-	kΩ	-
Feedback Capacitance (Output to non- inverting Input)	С <sub>FВ</sub>	V <sub>CC</sub> = +12 V f = 1 MHz	_	_	< 0.1	-	pF	_
Equivalent Input Noise Voltage (Amplifiers 1 & 4), "C" Filter at Output*	E <sub>NI</sub> ‡	$V_{CC} = +10 \text{ V}$ $R_S = 5 \text{ k } \Omega$ $A = 45 \text{ dB}$	12	-	1.7	6.4	μ <b>ν</b>	-
Equivalent Input Noise Voltage (Amplifiers 2 & 3) RIAA Compensated*	E <sub>N2</sub> ‡	$V_{CC}$ = +10 $V$ $R_S$ = 5 k $\Omega$ A = 64 dB (1 kHz)	11	_	4	15.0	μ <b>V</b>	
Inter-Amplifier Audio Separation "Cross Talk"		V <sub>CC</sub> = +12 V f = 1 kHz 0 dB = 0.78 V	13	-	<-45	-	dB	_
Inter-Amplifier Capacitance (Any amplifier output to any <i>other</i> amplifier input)	С	V <sub>CC</sub> = +12 V f = 1 MHz	_	_	< 0.02	_	pF	-

<sup>\*</sup>Per IHF Standard Methods of Measurement for Audio Amplifiers IHF-A-201, 1966

<sup>‡</sup> ac feedback included in test circuit




Fig. 2 - Schematic diagram for CA3052.




Fig. 3-Test circuit for measurement of collector supply voltage and currents.




Fig. 4-Typical DC supply current vs supply voltage.




Fig. 5 - Typical DC supply current vs ambient temperature.





Fig. 7-Typical amplifier gain vs DC supply voltage.



\* Sig Gen should be a low distortion type (0.2% THD or less) HP206A or equivalent.

ullet Adjustment of Eg to 2 volts will make Es = 2 mV.

Test Circuit shows Amplifier #1 under test, to test Amplifiers 2, 3, or 4; Connect terminals as shown in Table.

AMPLIFIER	TERMINALS							
AWIFLIFIER	OUTPUT	INPUT	BYPASS					
1	1	4	3					
2	6	8	7					
3	11	9	10					
4	16	13	14					

Fig. 6 - Test circuit for measurement of distortion, open-loop gain, and bandwidth characteristics.




Fig. 8-Typical open-loop gain vs ambient temperature.




Fig. 9 - Typical open-loop gain vs frequency.






Fig. 10. - Typical total harmonic distortion vs ambient temperature.




\*Resistors are low noise precision (1%) Metal Film type.

Fig. 11 - Test circuit for equivalent input noise voltage measurement, RIAA compensated.



\*Resistors are low noise precision, (1%) Metal Film type. Resistor values are in ohms; capacitance values are in microfarads, unless otherwise specified.


Fig. 12 - Test circuit for measurement of equivalent input noise voltage of amplifiers 1 and 4.



\*V.T.V.M. - Hewlett-Packard Model 400D or equivalent.

- 1. Adjust Signal Generator for 0 dB output at reference terminal.
- Read voltage at other output terminals (Figure shows terminal #1 used as reference).

Fig. 13-Test circuit for measurement of inter-amplifier audio separation "cross talk" characteristic.



#### NOTES:

- Resistor values are in ohms, capacitance values are in microfarads, unless otherwise specified.
- 2) R<sub>1</sub> and R<sub>2</sub> resistor values are selected for a sensitivity of 3 mV input at 1 kHz.
- 3)  $R_V$ , volume control potentiometer, 15000 ohms tap at 6000 ohms with logarithmetic taper
- 4) R<sub>B</sub>, bass control potentiometer, 25000 ohms.
- 5) R<sub>T</sub>, treble control potentiometer, 25000 ohms.

Fig. 14-Typical magnetic phono pre-amplifier using CA3052.

\*This control, (part No. 11782-JM, type Q-T4-2G) may be obtained by contacting CTS Asheville Inc., Mills Gap Rd., Skyland, N. C. 28872. Guide for potentiometer manufacturers refer to Buyers'.

## Typical Performance Data/Channel For Stereo Preamplifier

Magnetic-Phono Input

Voltage Gain at f = 1 kHz.....47 dB

Noise and Hum:\*

Boost and Cut

Bass at f = 100 Hz . . . . . . . . ± 10 dB
Treble at f = 10 kHz . . . . . . . ± 10 dB

Channel Separation at f = 1 kHz . . . . . > 40 dB

Input Equalization, RIAA . . . . . . . . .  $\pm \, 2 \, dB$ 

\*Measurement made with preamplifier connected to 40-watt Quasi-Complementary Symmetry audio amplifier circuit. For circuit details see RCA publication, Form No. 2L1111. To construct channel B circuit, duplicate channel A component circuit values to the appropriate channel B terminal as shown in table.

Channel B Terminal No.	Channel A Terminal No.	Circuit Description
9 10 11 13 14	8 7 6 4	input feedback interstage output interstage input feedback
16	í	output




Fig. 15 - Typical amplifier gain vs feedback resistance

#### **OPERATING CONSIDERATIONS**

#### Economical Gain Control

The CA3052 is designed to permit flexibility in the methods by which amplifier gain can be controlled. Fig. 15 shows a curve of the gain of an amplifier when when the internal resistive feedback of the device is used in conjunction with an external resistor. Although measured gain of various amplifiers will not be uniform, because of tolerances of internal resistances, this method is very economical and easy to apply.


#### Stability

The CA3052, as in other devices having high gainband-width product, requires some attention to circuit layout, design, and construction to achieve stability.

Should the CA3052 be left unterminated, socket capacitance alone will provide sufficient feedback to cause high frequency oscillations; therefore, all test circuits in this data bulletin include loading networks that provide stability under all conditions.

9205-15410

#### DIMENSIONAL OUTLINE




16-Lead Dual-In-Line Plastic Package



Monolithic Silicon

CA3090Q\*



### **Stereo Multiplex Decoder**

For FM Stereo Multiplex Systems

### Features:

- Requires the use of only one low-inductance tuning coil
- Automatic stereo switching
- Includes driver for stereo-lamp indicator
- Operates from a wide range of power supplies: 10 to 16 volts
- Requires only one adjustment for alignment
- Switching from monaural to stereo and stereo to monaural produces no audible thumps
- Low distortion: under 0.5%

RCA-CA3090Q\*, a monolithic silicon integrated circuit, is a stereo decoder intended for FM multiplex systems.

This stereo multiplex decoder requires only one low-inductance tuning coil (requires only one adjustment for complete alignment), provides automatic stereo switching, energizes a stereo indicator lamp, and operates from a wide range of voltage supplies.

Figure 2 shows the block diagram for the CA3090Q. The input signal from the detector is amplified by a lowdistortion preamplifier and simultaneously applied to both the 19-kHz and 38-kHz synchronous detectors. A 76-kHz signal, generated by a local voltage-controlled oscillator (VCO), is counted down by three frequency dividers to a 38-kHz signal and to two 19-kHz signals in phase quadrature. The 19-kHz pilot-tone supplied by the FM detector is compared to the locally generated 19-kHz signal in a synchronous detector. The resultant signal controls the voltage controlled oscillator (VCO) so that it produces an output signal to phase-lock the stereo decoder with the pilot tone. A second synchronous detector compares the locally generated 19-kHz signal with the 19-kHz pilot tone. If the pilot tone exceeds an externally adjustable threshold voltage, a Schmitt trigger circuit is energized. The signal from the Schmitt trigger lights the stereo indicator, enables the 38-kHz synchronous detector, and automatically switches the CA3090Q from monaural to stereo operation. The output signal from the 38-kHz detector and the composite signal from the preamplifier are applied to a matrixing circuit from which emerge the resultant left and right channel audio signals. These signals are applied to their respective left and right post amplifiers for amplification to a level sufficient to drive most audio amplifiers.

- High signal output: directly drives audio amplifiers
- Excellent SCA (storecast) rejection: 55 dB typ.
- High audio channel separation: 40 dB typ.

An internal power regulator circuit permits the CA3090Q to operate satisfactorily over wide variations of supply voltage. The internal lamp-driver circuit can, by controlling an external transistor (p-n-p or n-p-n), drive a lamp of higher power than the 14-mA lamp shown in Fig. 2 To drive a p-n-p transistor, Terminal 13 is grounded and Terminal 12 is connected to its base. To drive an n-p-n transistor, Terminal 12 is connected to the power supply and Terminal 13 is connected to its base.

The CA3090Q utilizes the 16-lead quad-in-line plastic package and operates over the ambient temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

### MAXIMUM RATINGS, Absolute Maximum Values at $T_{\Delta} = 25^{\circ}C$

 DC Supply Voltage
 16 V

 Current at Term. 12
 17 mA

 Input Signal Voltage (Composite)
 400 mV

 Ambient Temperature Range.
 20

Lead Temperature (during soldering):

At distance not less than 1/32"

(0.79 mm) from case

For 10 s max. +265°C

of 40 mV is required.

<sup>\*</sup>Formerly Developmental Type No. TA5932.




Fig.1—Functional block diagram of the CA3090Q.




Fig.1-Functional block diagram of the CA3090Q.

### **ELECTRICAL CHARACTERISTICS**

			TEST CONDITIONS	LIMITS				
CHARACTERISTIC	SYMBOL	Typ. Char. Curve Fig.No.	T <sub>A</sub> = 25 <sup>O</sup> C V <sup>+</sup> = 12 V (unless specified otherwise)	Cir- Cuit Fig. No.	Min.	Тур.	Max.	UNITS
Static Characteristics								
Total Current (Terms. 9, 10, 11)	I <sub>total</sub>		Lamp OFF	3	_	22	27	mA
DC Voltage:								
Term. 1	V <sub>1</sub>			3	2.1	3.3	4.3	V
Term. 6 (Indicator Lamp OFF)	V <sub>6</sub>			3	l –	3.0	4.4	V
Terms. 9 and 10	V <sub>9 &amp; 10</sub>			3	2.1	6.3	8.1	V
Term. 12 (Indicator Lamp OFF)	V <sub>12</sub>		V <sup>+</sup> = 16 V		12.7	_	-	V
Voltage Differential (Term. 2-Term. 1)	V <sub>2</sub> -V <sub>1</sub>			3	-	0	0.1	V
Current at Terminal 12 In actual use, external circuit resistance (e.g. Term. 12 current to the maximum rated val	lamp) limits	4	V <sub>IN</sub> (at f = 19 kHz) = 18 mV	1	15	21	-	mA
Dynamic Characteristics					-			
Input Impedance	Z <sub>IN</sub>			1	-	50 k	-	Ω
Channel Separation (L + R Reference)*				1.	25	40	-	dB
Channel Balance (Monaural)			V 100 V	1	-	0.3	3	dB
Monaural Gain			V <sub>IN</sub> = 180 mV		3	6	9	dB
Stereo/Monaural Gain Ratio*				1	_	±0.3	±3	dB
Indicator Lamp – Turn-ON Voltage		5	19-kHz pilot-tone @ Term.1	1	-	4	_	mV
Capture Range (Deviation from 76-kHz center frequency)		7,8	19-kHz pilot-tone voltage = 18 mV	1	± 6.6	<u>+</u> 10	1	%
Distortion (75 µs de-emphasis): 2nd Harmonic			V <sub>IN</sub> = 240 mV	1	_	0.35		%
3rd, 4th, and 5th Harmonic			114	1	_	0.1	-	%
19-kHz Rejection				1	-	35	_	dB
38-kHz Rejection				1	-	25	_	dB
SCA (storecast) Rejection				1	_	55	_	dB

NOTE: For improved pilot sensitivity and overload characteristics, replace the 150-ohm resistor between Terminals 7 and 8 with a Series L-C Network (L = 4.7 mH, C = 0.015  $\mu$ F). Under these conditions, Indicator Lamp Sensitivity: 'ON' = 3.3 mV, 'OFF' = 2.0 mV

\* For stereo operation, test conditions require a composite stereo input signal (modulated at 1 kHz) including a 19-kHz (18 mV) pilot-tone signal.




Fig.2-Functional block diagram of the CA3090Q.





Fig.3-Test circuit for DC characteristics.



A-Indicator lamp circuit using a light-emitting diode (LED).





Fig.4-Indicator lamp characteristics ( $I_C$  vs.  $V_{CE}$ ).



B-Indicator lamp circuit using a p-n-p driver transistor.





Fig.5—Indicator lamp sensitivity characteristics (19-kHz pilot-tone voltage vs. resistance).



C-Indicator lamp circuit using an n-p-n driver transistor.

Fig.6-Indicator lamp driver circuits using the CA3090Q.




Fig.7—Pilot-tone voltage level vs. VCO frequency with no pilot-tone applied.





Fig.8—Filter capacitance vs. VCO frequency with no pilot-tone applied.




A-Foil side.




B-Component side.

Fig.9—Actual size photographs of the CA3090Q and outboard components mounted on a printed circuit board to constitute a complete stereo multiplex decoder.

### **DIMENSIONAL OUTLINE**



## RECOMMENDED MOUNTING-HOLE DIMENSIONS AND SPACINGS




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.



Monolithic Silicon

PRELIMINARY DATA

CA3088E\*



16-Lead Dual-In-Line Plastic Package

# AM Receiver Subsystem and General-Purpose Amplifier Array

Includes: AM Converter, IF Amplifiers, Detector and Audio Preamplifier For Applications in a Variety of AM Broadcast and Communications Receivers and Applications Requiring an Array of Amplifiers

#### Features:

- Excellent overload characteristics
- AGC for IF amplifier
- Buffered output signal for tuning
- Internal Zener diode provides voltage regulation
- Two IF amplifier stages
- Low-noise converter and first IF amplifier

RCA-CA3088E\*, a monolithic integrated circuit, is an AM subsystem that provides the converter, IF amplifier, detector, and audio preamplifier stages for an AM receiver.

The CA3088E also provides internal AGC for the first IF amplifier stage, delayed AGC for an optional external RF amplifier, a buffer stage to drive a tuning meter, and terminals facilitating the optional use of a tone control.

terminals facilitating the optional use of a tone control. Fig. 2 is a functional diagram of the CA3088E. The signal from the low-noise converter is applied to the first IF amplifier and is then coupled to the second IF amplifier. This IF signal is then detected and externally filtered. The resultant audio signal is applied to an audio preamplifier. Optionally, a tone control circuit may be connected at the junction of the detector circuit and the audio preamplifier. The gain of the first IF amplifier stage is controlled by an internal AGC circuit. The CA3088E supplies a delayed AGC signal output for use with an external RF amplifier. A buffered output signal is also available for driving a tuning meter. A DC voltage, internally regulated by a Zener diode,

Trado Torrago rogaration

of tone control

Low harmonic distortion (THD)

Delayed AGC for RF amplifier

Terminals for optional inclusion

- Operates from wide range of power supplies: V+ = 6 to 16 volts
   Optional AC and/or DC feedback on wide-band amplifier
- Array of amplifiers for general-purpose applications
- Suitable for use with optional external RF stage, either MOS or bipolar

supplies the second IF amplifier, the AGC and tuning meter circuits and may also be used with any other stage.

The CA3088E features four independent transistor amplifiers, each incorporating internal biasing for temperature tracking. These amplifiers are particularly useful in general-purpose amplifier, oscillator, and detector applications in a wide variety of equipment designs.

The CA3088E utilizes a 16-lead dual-in-line plastic package and operates over an ambient temperature range of  $-40^{\circ}$ C to +85°C.

### MAXIMUM RATINGS, Absolute Maximum Values, at TA = 25°C


DC SUPPLY VOLTAGE:		
Across Term. 5 and Terms. 3, 6, 13, 16, respectively	16	V
DC CURRENT:		
At Terms. 3, 6, 13, 16, respectively	10	mA
At Term. 10	30	mA
DEVICE DISSIPATION:		
Up to T <sub>A</sub> = 50°C	760	mW
Above T <sub>A</sub> = 50°C derate linearly	y 7.6	mW/ºC
AMBIENT TEMPERATURE RANGE:		
Operating	40 to +85	oC
Storage	65 to +150	oC.
LEAD TEMPERATURE (During soldering):		
At distance not less than 1/32" (0.79 mm) from case for 10 seconds max.	+265	oC

<sup>\*</sup>Formerly Developmental Type TA5842.

### TYPICAL ELECTRICAL CHARACTERISTICS

		TEST CONDITIONS				
CHARACTERIŞTIC	SYMBOL	T <sub>A</sub> = 25°C V+ = 12 V	TEST CIRCUIT FIG. NO.	TYPICAL VALUES	UNITS	
Static (DC) Characteristics						
DC Voltages:						
Terms. 1, 4, 9, 11	V <sub>1</sub> , 4, 9, 11			0.7	V	
Terms. 2, 7, 8	V <sub>2</sub> , 7, 8			1.4	٧	
Term. 10	V10		1	5.6	V	
Term. 12	V <sub>12</sub>			0	V	
Term. 15	V15			3.5	V	
DC Current: Term. 3	13			0.35	mA	
Term. 6	16		†	1.0	mA	
Term, 10	110		1	20	mA	
Term. 13	113		1	0	mA	
Term. 16	116			1.2	mA	
Dynamic Characteristics	L					
Detector Output		30% Modulation	4	75	mV RMS	
Audio Amplifier Gain	AAF	f = 1 kHz	4	30	dB	
Audio Distortion		V <sub>OUT</sub> = 100 mV	4	0.2	%	
Sensitivity: At Converter Stage Input		f <sub>IN</sub> = 1 MHz Signal-to-Noise Ratio (S/N) = 20 dB	2	200	μV/m	
At RF Stage Input		orginal to troops that (e, i.i.,	4	100	μV/m	
Total Harmonic Distortion	THD	30% Modulation	4	1.0	%	
Input Resistance: At Transistor Q1 At Transistor Q5	R <sub>IN</sub>	No ACC		3500 2000	Ω	
Input Capacitance:	CIN	No AGC,				
At Transistor Q1	-114	Input signal frequency	-	12	pF	
At Transistor Q5		(f <sub>IN</sub> ) = 1 MHz		17	pF	
Feedback Capacitance:	CFB					
At Transistor Q1	'-			1.5	pF	
At Transistor Q5	]			1.5	pF	

The typical characteristics for the CA3088E are intended for guidance purposes in evaluating this device for equipment design.






Fig.2-Functional block diagram of the CA3088E.




Fig.3-Schematic diagram of the CA3088E.





Fig.4-Typical AM broadcast receiver using the CA3088E with optional RF amplifier stage.

### DIMENSIONAL OUTLINE 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC



SYMBOL	INC	HES	NOTE	MILLIN	METERS	
SAMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155	0.200		3.94	5.08	
Αı	0.020	0.050		0.51	1.27	
В	0.014 0.020			0.356	0.508	
В <sub>1</sub>	0.035	0.065		0.89	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.785		18.93	19.93	
E	0.300	0.325		7.62	8.25	
Εı	0.240	0.260		6.10	6.60	
e <sub>1</sub>	0.1	00 TP	2	2.54 TP		
e <sub>A</sub>	0.3	00 TP	2, 3	7.62	TP	
L	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0.000	0.030		0.000	0.76	
а	00	15 <sup>0</sup>	4	00	15 <sup>0</sup>	
N		16	5		16	
N <sub>1</sub>		0	6		0	
Ω1	0.040	0.075		1.02	1.90	
s	0.015	0.060		0.39	1.52	


#### NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. α applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions. 6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) should not exceed 0.013".



Monolithic Silicon

**CA3089E** 



### FM IF System

Includes——IF Amplifier, Quadrature Detector, AF Preamplifier, and Specific Circuits for AGC, AFC, Muting (Squelch), and Tuning Meter

For FM IF Amplifier Applications in High-Fidelity, Automotive, and Communications Receivers

#### Features:

- Exceptional limiting sensitivity: 12 µV typ. at -3 dB point
- Low distortion: 0.1% typ. (with double-tuned coil)
- Single-coil tuning capability
- High recovered audio: 400 mV tvp.
- Provides specific signal for control of interchannel muting (squelch)
- Provides specific signal for direct drive of a tuning meter

RCA-CA3089E\* is a monolithic integrated circuit that provides all the functions of a comprehensive FM-IF system. Fig. 1 is a block diagram showing the CA3089E features, which include a three-stage FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.

The advanced circuit design of the IF system includes desirable deluxe features such as delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5 to +16 volts.

- Provides delayed AGC voltage for RF amplifier
- Provides a specific circuit for flexible AFC
- Internal supply-voltage regulators

The CA3089E is ideal for high-fidelity operation. Distortion in a CA3089E FM-IF System is primarily a function of the phase linearity characteristic of the outboard detector coil.

The CA3089E utilizes the 16-lead dual-in-line plastic package and can operate over the ambient temperature range of —40°C to +85°C.

\* Formerly Developmental Type No. TA5628.




Fig.1-Block diagram of the CA3089E.

MAXIMUM RATINGS, Absolute Maximum Values, at $T_A = 25^{\circ} C$		
DC Supply Voltage:  Between Terminals 11 and 4	16	V
Between Terminals 11 and 14	16	v
DC Current (out of Terminal 15)	2	mA
Device Dissipation: Up to $T_A = 60^{\circ}C$	600 derate linearly	mW ⁄ 6.7 mW∕ <sup>O</sup> C
AmbientTemperature Range:		
Operating	-40 to + 85	°С
Storage	-65 to +150	°C
Lead Temperature (During Soldering):		
At distance not less than 1/32" (0.79mm) from case for 10 seconds max	+265	°C

### ELECTRICAL CHARACTERISTICS, at TA = 25°C, V+ = 12 Volts

		TEST	CONDITIONS		_			
CHARACTERISTIC	SYMBOL			Circuit Fig. No.		Тур.	Max.	UNITS
Static (DC) Characteristics								
Quiescent Circuit Current	<sup>1</sup> 11			I	16	23	30	mA
DC Voltages:								
Terminal 1 (IF Input)	٧1				1.2	1.9	2.4	v
Terminal 2 (AC Return to Input)	V <sub>2</sub>	No signa	l input,	3, 4	1.2	1.9	2.4	V
Terminal 3 (DC Bias to Input)	V <sub>3</sub>	Non mu	, ,	1.2	1.9	2.4	V	
Terminal 6 (Audio Output)	٧6			:	5.0	5.6	6.0	V
Terminal 10 (DC Reference)	V <sub>10</sub>				5.0	5.6	6.0	
Dynamic Characteristics				<del></del>				
Input Limiting Voltage.(-3 dB point)	V <sub>I</sub> (lim)					12	25	μV
AM Rejection (Term. 6)	AMR	$V_{IN} = 0.1V$ ,	f 10 7 MU-	3, 4	45	55	-	dB
Recovered AF Voltage (Term. 6)	VO(AF)	AW WOO 30%	f <sub>0</sub> = 10.7 MHz,		300	400	500	mV
Total Harmonic Distortion: *								
Single Tuned (Term. 6)	THD	V <sub>IN</sub> = 0.1V	f <sub>mod.</sub> = 400 Hz,	3		0.5	1.0	%
Double Tuned (Term. 6)	THD		Deviation =	4	-	0.1	-	%
Signal plus Noise to Noise Ratio (Term. 6)	S + N/N		±75 kHz	3, 4	60	67	-	dB

<sup>\*</sup> THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8, 9, and 10.




Fig.2-Schematic diagram of the CA3089E.





Fig.2-Schematic diagram of the CA3089E.




Q<sub>O</sub>(UNLOADED) ≈ 75 (G.I. AUTOMATIC MFG. DIV. EX22741 OR EQUIVALENT)

\*L TUNES WITH 100 pF (C) AT 10.7 MHz

Fig.3-Test circuit for CA3089E using a single-tuned detector coil.

92CM-19040RI




ALL RESISTANCE VALUES ARE IN OHMS

\*T: PRI. - Q<sub>0</sub>(UNLOADED)≅ 75(TUNES WITH 100 pF (CI) 201 0F 34e ON 7/32" DIA. FOF SEC. - Q<sub>0</sub>(UNLOADED)≅ 75 (TUNES WITH 100 pF (C2) 201 0F 34e ON 7/32" DIA FOF kQ (PER CENT 0F CRITICAL COUPLING) ≅ 70 % (ADJUSTED FOR COIL VOLTAGE V<sub>C</sub>) ≥ 150 mV

ABOVE VALUES PERMIT PROPER OPERATION OF MUTE (SQUELCH) CIRCUIT
"E" TYPE SLUGS, SPACING 4mm
92CM-1904IRI

Fig.4-Test circuit for CA3089E using a double-tuned detector



Performance data at  $f_0$  = 98 MHz,  $f_{MOD}$  = 400 Hz, Deviation =  $\pm$ 75 kHz:

-3dB Limiting Sensitivity . . . . . 2 $\mu$ V (Antenna Level) 20dB Quieting Sensitivity . . . . 1 $\mu$ V (Antenna Level) 30dB Quieting Sensitivity . . . 1.5 $\mu$ V (Antenna Level)

Fig.5-Typical FM tuner using the CA3089E with a single-tuned detector coil.




Fig.6-Muting action, tuner AGC, and tuning meter output as a function of input signal voltage.




Fig.7-AFC characteristics (current at Term. 7 as a function of change in frequency).



a) Bottom view of printed-circuit board.





b) Component side - top view.

Fig.8-Actual size photographs of the CA3089E and outboard components mounted on a printed-circuit board.

### **DIMENSIONAL OUTLINE**

### 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC





SYMBOL	INC	HES	NOTE	MILLIN	METERS	
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX 5.08 1.27 0.508 1.65 0.304 19.93 8.25 6.60 TP TP 3.81 0.76 15°	
А	0.155	0.200		3.94	5.08	
Α1	0.020	0.050		0.51	1.27	
В	0.014 0.020			0.356	0.508	
В 1	0.035	0.065		0.89	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.785		18.93	19.93	
E	0.300	0.325		7.62	8.25	
E <sub>1</sub>	0.240	0.260		6.10	6.60	
e <sub>1</sub>	0.1	00 TP	2	2.54 TP		
eд	0.3	00 TP	2, 3	7.63	TP	
L	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0.000	0.030		0.000	0.76	
а	0°	15°	4	00	15 <sup>0</sup>	
N		16	5		6	
N <sub>1</sub>		0	6	0		
01	0.040	0.075		1.02	1.90	
s	0.015	0.060		0.39	1.52	

#### NOTES

- 1 Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- tor Axia Lead Product Outlines

  2 Leads within 0.005" (0.12 mm) radius of True Posttion (TP) at guage plane with maximum material condition and unit installed.


  3 e.g. applies in zone Le when unit installed.

  4 a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions
- 6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) should not exceed 0.013".



Monolithic Silicon

CA3075



# FM IF Amplifier - Limiter, Detector, and Audio Preamplifier

For FM IF Amplifier Applications Up To 20 MHz In Communications Receivers And High-Fidelity Receivers

#### Features:

- $\bullet$  Good sensitivity: Input limiting voltage (knee) = 250  $\mu$  V typ. at 10.7 MHz
- Excellent AM rejection: 55 dB typ. at 10.7 MHz
- Internal Zener diode regulation for the IF amplifier section
- Low harmonic distortion
- Differential peak detection: Permits simplified single-coil tuning
- Audio preamplifier voltage gain: 21 dB typ.
- Minimum number of external parts required

RCA CA3075 is an integrated circuit which provides, in a single monolithic chip, an FM IF subsystem for Communications and High-Fidelity Receivers. This device, shown in the schematic diagram (Fig. 2), consists of a multistage IF amplifier-limiter section with a Zener regulated power supply, an FM detector stage, and an AF preamplifier section. A typical application of the CA3075, in FM receiver circuits, is shown in the block diagram (Fig. 1).

The three-stage, emitter-follower-coupled IF amplifier section provides a 60-dB typ. voltage gain at an operating frequency of 10.7 MHz and features, because of its

transistor constant-current sink, an output stage with exceptionally good limiting characteristics.

The FM detector section, which utilizes a differential-peak-detection circuit, requires only a single coil in the associated outboard detector circuit; hence, tuning the detector circuit is a simple procedure.

The audio preamplifier circuit provides a 21-dB voltage gain with low impedance output for driving subsequent audio amplifier stages.

The CA3075 utilizes a 14-lead dual-in-line plastic package with leads in a special quad-formed arrangement.




Fig. 1-Block diagram of typical FM receiver utilizing the CA3075

### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25$ °C

DC Supply Voltage between Terminals 5 (V <sup>+</sup> ) and 3 (V <sup>-</sup> )	12.5	V
DC Current (into Terminal 5)	30	mA
Device Dissipation:		
Up to $T_A = 50^{\circ} C \dots$	760	mW
Above T <sub>A</sub> = 50°C derate linear	y 7.6	mW.′°C
Ambient Temperature Range:		
Operating	+ 85	°C
Storage 65 to	+ 150	°C
Lead Temperature (During soldering for 10 s max.)	+ 260	oС

### ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS		UNITS	TEST
CHARACTERISTIC	STMBUL	LEST CONDITIONS	MIN.	TYP.	MAX.	OMITS	FIG. NO.
Static Characteristics							
DC Voltage: At Terminal 7 At Terminal 8 At Terminal 12	V <sub>7</sub> V <sub>8</sub> V <sub>12</sub>	V* = 11.2 V		6.1 5.4 5.2	- - -	V V V	6
DC Current (into Terminal 5): At V <sup>+</sup> = 8.5 V At V <sup>+</sup> = 11.2 V At V <sup>+</sup> = 12.5 V	15	-	8.5 - -	15 17.5 19	- - 29	mA mA mA	6
Dynamic Characteristics at V <sup>+</sup>	= 11.2						
IF AMPLIFIER Input Limiting Voltage (knee, - 3 dB point)	V <sub>I</sub> (lim)	f <sub>O</sub> = 10.7 MHz f(Modulation) = 400 Hz Deviation = ±75 kHz	-	250	600	μ <b>V</b>	3
AM Rejection	AMR	$f_0 = 10.7  \text{MHz}$ f(Modulation) = 400  Hz $FM: Deviation = \pm 75  \text{kHz}$ AM: Modulation = 30%	_	55	_	dB	5
Input Impedance Components: Parallel Resistance Parallel Capacitance	R <sub>I</sub> C <sub>I</sub>	f <sub>O</sub> = 10.7 MHz V <sub>IN</sub> = 10 mV RMS	-	4.5 4.5		kΩ pF	_
DETECTOR Recovered AF Voltage (at Terminal 12) Total Harmonic Distortion	V <sub>O</sub> (AF) THD	f <sub>O</sub> = 10.7 MHz f(Modulation) = 400 Hz Deviation = ± 75 kHz	-	1.5 1	_ 2	V %	3
AUDIO PREAMPLIFIER Voltage Gain	A(AF)	V <sub>IN</sub> = 100 mV, f <sub>O</sub> = 400 Hz	_	21	_	dB	4
Total Harmonic Distortion	THD	$V_{OUT} = 2 V, f_{O} = 400 Hz$	-	1.5	5	%	4




Fig. 2-Schematic diagram of CA3075




Fig. 3 - Test circuit for input limiting voltage, recovered AF voltage, and total harmonic distortion

Fig. 4 - Test circuit for audio preamplifier voltage gain and total harmonic distortion




Fig. 5 - Test circuit for AM rejection





Fig. 6-Test circuit for static characteristics


Recommended Mounting-Hole Dimensions and Spacings.




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

### DIMENSIONAL OUTLINE

## 14-Lead Dual-in-Line Plastic Package with Leads in Quad-Formed Arrangement






92C \$- 14872R 1



CA3043

### Special-Function Sub-System

Monolithic Silicon



The four stage emitter-follower-coupled if amplifier section provides 80-dB voltage gain at 10.7 MHz, and features an output stage with exceptionally good limiting characteristics because of its transistor constant-current sink.

The FM detector section is distinguished by circuitry which provides forward bias to the detector diodes, D2 and D3, and also provides a reference voltage for AFC.

The audio amplifier provides a low-impedance drive for subsequent audio amplifiers.

The power supply section provides zener-regulated, decoupled voltages for the IF amplifier, detector, and audio amplifier sections.




Fig.1 - Typical application of the CA3043 as a high-gain limiter, amplifier-detector in an FM receiver.




### HIGH-GAIN IF AMPLIFIER, LIMITER, FM DETECTOR, AND AF PREAMPLIFIER/DRIVER

### For FM IF Amplifier Applications in Communications Receivers and High-Fidelity FM Receivers up to 20 MHz

#### **FEATURES**

- high sensitivity input limiting voltage (knee)
   50 μ V typ. at 10.7 MHz
- excellent AM rejection - 58 dB typ. at 10.7 MHz
- inherent high stability - internally shielded
- internal Zener-diode regulated voltage supply
- low harmonic radiation
- wide frequency capability - < 100 kHz to > 20 MHz
- low harmonic distortion

### DIMENSIONAL OUTLINE



Dimensions in Inches and Millimeters

NOTE: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

### ABSOLUTE-MAXIMUM RATINGS at TA = 25°C

### DISSIPATION:

### TEMPERATURE RANGE:

### MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range between horizontal terminal 5 and vertical terminal 3 is +6 to 0 volts.

MAXIMUM CURRENT RATINGS

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	TERM- INAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub>
1		+4 -4	0 -5	*	*	*	*	*	*	0 -5	*	Note (1)	1	-	-
2			0 -3	*	*	*	*	*	*	0 -3	*	*	2	-	-
3				+6 0	+6 0	+15 +2	+6 0	+6 0	+6 0	0	Note (2)	+3	3	0.1	40
4					+2 -4	*	*	*	*	0 -6	*	*	4	•	20
5						*	*	*	*	0 -6	+6 0	*	5	-	•
6							*	*	*	-2 -15	*	*	6	-	-
7								Note (1)	*	0 -6	*	*	7	-	-
8									*	0 -6	*	*	8	•	
9										0 -6	*	*	9	-	20
10											Note (2) 0	+3	10	0.1	40
11												*	11	40	0.1
12													12	•	-


Note 1: These terminals should be connected through a dc resistance to any terminal which does not exceed 100 ohms.

Note 2: Pin 11 may be connected to any positive voltage source through a suitable resistor provided its current rating is not exceeded.

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

### ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	TEST CIR- CUIT AND PROCEDURE	<u> </u>	LIMITS		UNITS	TYPICAL CHARACTERISTICS CURVES
			Fig.	Min.	Тур.	Max.		Fig.
STATIC CHARACTERISTICS								
Current Drain at 6V into Pin No.11	I <sub>11</sub>	V <sub>CC</sub> = +6V	3	10	16	20	mA	-
Regulator Voltage Pin No.11	V <sub>11</sub>		3	6.9	7.4	8	٧	-
Total Device Dissipation	PT	V <sub>CC</sub> = +30 V,	3	200	225	260	mW	•
Quiescent Operating Current into Pin No.6	16	$R_S = 750 \Omega$	3		0.65	-	mA	-
DYNAMIC CHARACTERISTICS a	t VCC = +30	$V, R_S = 750 \Omega, f = 10.7$	MHz					
Voltage Gain	A <sub>V</sub>		4	72	80	-	dΒ	5
Input Limiting Voltage (knee)	v <sub>i</sub> (lim)	v <sub>O</sub> (af) at -3 dB point	6	-	50	-	μV (RMS)	7
Limiting Current from Pin No.6	I <sub>6</sub> (lim)		4	-	0.42	-	mA (RMS)	-
Recovered AF Voltage	v <sub>o</sub> (af)	v <sub>i</sub> = 1 mV (RMS) f (modulating) = 1 kHz Deviation = ± 75 kHz	6	75	110	150	mV (RMS)	-
Amplitude-Modulation Rejection	AMR	v <sub>i</sub> = 10 mV f (modulating) = 1 kHz % modulation = 50%	8	-	58	-	dB	-
Total Harmonic Distortion	THD	v <sub>i</sub> = 1 mV (RMS)	6		0.3	-	%	-
Input Impedance Components:								
Parallel Input Resistance	R <sub>IN</sub>		-	-	7	-	kΩ	-
Parallel Input Capacitance	CIN		-	-	5	-	pF	=



Notes:

Fig.2 - Schematic diagram.


### S = Substrate

Terminal No.3 wire-connected to the case.

Terminal No.10 connected to the case through the substrate.

Terminals No.3 and 10 which are connected to the substrate should be connected to the most negative point in the circuit.


Diodes  $D_4$  and  $D_5$ , act as capacitors and are used to balance the detector substrate capacitances.



Switch in Position A for:


Regulator-Voltage, QuiescentOperating-Current, and Device
Dissipation Test

Switch in Position B for Current into Pin No.11



92CS-15IO5

Fig.3 - Regulator voltage, device dissipation, quiescent operating current, and current at 6 volts into Pin No. 11.



Voltage Gain = 20  $\log_{10} 100 \frac{v_0}{v_i}$ 

 $C_b$  - Bypass Capacitor, 0.1  $\mu F$  electrolytic in parallel with 0.01  $\mu F$ 

$$I_6(1im) = \frac{v_0}{2K\Omega}$$
,  $v_i = 100 \text{ mV(RMS)}$ 

\* Output circuit should be completely shielded from the input circuit at the socket.

Fig.4 - Voltage gain test circuit.




Fig.5 - Voltage gain vs frequency.

#### PROCEDURE:

Recovered Audio Voltage v<sub>o(af)</sub> Set input frequency to 10.7 MHz,
v<sub>i</sub> = 1 mV(RMS), modulating frequency = 1 kHz
Deviation = ±75 kHz

Record  $\boldsymbol{v}_{o}$  as measured on the Distortion Analyzer meter scale.

This is the recovered Audio Voltage  $v_{o(af)}$ 

- $\begin{array}{ll} \text{2. 3 dB Limiting Sensitivity } v_{i(1im)} \\ \text{Reduce } v_{i} \text{ until } v_{o(af)} \text{ drops 3 dB.} \\ \text{Record this value of } v_{i} \text{ as } v_{i(1im)} \\ \end{array}$
- Total Harmonic Distortion THD Reset v<sub>i</sub> to 1 mV (RMS) and operate Distortion Analyzer per manufacturer's instructions to measure THD.
- \* See Fig.9 for details on Discriminator Transformer.

Fig.6 - Input limiting voltage (knee), recovered AF voltage, and total harmonic distortion test circuit.





Fig.7 - Input limiting voltage (knee) at -3 dB point vs frequency.



### PROCEDURE:

A. Connect FM Generator to CA3043 input.

Set frequency to 10.7 MHz,  $v_i$  = 10 mV, modulating frequency = 1 kHz

Deviation =  $\pm 75$  kHz.

Tune Wave Analyzer to peak reading at 1 kHz and record recovered Audio Voltage  $v_{O(af)}FM$ .


B. Disconnect FM Generator and Connect AM Generator to CA3043 input.

Set frequency to 10.7 MHz,  $v_i$  = 10 mV, modulating frequency = 1 kHz, percent modulation = 50%.

Tune Wave Analyzer to peak reading and record recovered audio voltage vo(af)AM

Amplitude Modulation Rejection Ratio =  $20 \log_{10} \frac{v_{o(af)}FM}{v_{o(af)}AM}$ 

Fig.8 - Amplitude modulation rejection test circuit.



Coil Form, Outside Diameter = 7/32"

Can = 1/2" square X 1-1/8" long

Slugs - Radio Industries Type MP34/MP100 Material

L<sub>1</sub> & L<sub>3</sub> = 20 Turns 5-44 litz wire universal wound

 $L_2$  = 10 Turns 5-44 litz wire wound bifilar with  $L_1$ 

L<sub>1</sub> & L<sub>3</sub> coupling adjusted to 520 kHz peak to peak separation on S curve when operated in circuit shown in Fig.6.


Fig. 9 - 10.7 MHz discriminator transformer for CA3043.



CA3013 CA3014

### Wide-Band Amplifier-Discriminators

Monolithic Silicon






#### **FEATURES & APPLICATIONS:**

- exceptionally high gain:
   power gain at 4.5 MHz 75 dB typ
- excellent limiting characteristics input limiting voltage (knee)
   = 300 μV typ. at 4.5 MHz
- excellent AM rejection: > 50 dB
   at 4.5 MHz
- high audio-voltage recovery 220 mV typ. at 4.5 MHz 25 kHz deviation
- wide frequency capability 100 kHz
   to > 20 MHz
- comprehensive circuit functions:
   if amplifier, AM and noise limiter,
   FM detector, audio preamplifier





### ABSOLUTE-MAXIMUM VOLTAGE LIMITS AT TA = 25° C

Indicated voltage limits for each terminal can be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 8).

### CA3013

TERMINAL	VOLTAGE	2 TIMITS			V	OLTAGE CON	DITION	IS AT OTHE	R TERMINAL	_S		
TERMINAL	VOLTAGE	LIMITS	1	2	3	4	5	6	7	8	9	10
1	-3	+3	-	Same as 1		+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
2	- 3	+3	Same as 2	-	- ag	+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
3	- 3	+3	-3 to +3	Same as 1	+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5	
4	+2.5	+7.5	-3 to +3	Same as 1	la V		+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
5	0	+10	-3 to +3	Same as 1		+2.5 to +7.5	-	Same as 4	Same as 4	Ground	AF Output	+7.5
6	+2.5	+7.5	-3 to +3	Same as 1		Same as 6	+7.5	-	Same as 4	Ground	AF Output	+7.5
7	+2.5	+7.5	-3 to +3	Same as 1	Apply	+2.5 to +7.5	+7.5	Same as 4	-	Ground	AF Output	+7.5
8	- 3	+7.5	-3 to +3	Same as 1	Not	+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
9	0	+7.5	-3 to +3	Same as 1	೭	+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	-	+7.5
10	0	+10	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	•
CASE			INTE	RNALLY CO	NNECT	ED TO TERMI	NAL N	o.8 (GROUNI	TERMINAL	_)		

### CA3014

	AL VOLTAGE LIMITS			VOLTAGE CONDITIONS AT OTHER TERMINALS										
TERMINAL			1	2	3	4	5	6	7	8	9	10		
1	- 3	+3	-	Same as 1		+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	+10		
2	-3	+3	Same as 2	-	စ္တ	+2.5 to +10	+10	Same as 4	Same as 4 Ground		AF Output	+10		
3	- 3	+3	-3 to +3	Same as 1	Voltage	+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	+10		
4	+2.5	+10	-3 to +3	Same as 1		-	+10	Same as 4	Same as 4 Ground		AF Output	+10		
5	0	+13	-3 to +3	Same as 1	External	+2.5 to +10	-	Same as 4	Same as 4	Ground	AF Output	+10		
6	+2.5	+10	-3 to +3	Same as 1		Same as 6	+10		Same as 4	Ground	AF Output	+10		
7	+2.5	+10	-3 to +3	Same as 1	Apply	+2.5 to +10	+10	Same as 4	-	Ground	AF Output	+10		
8	- 3	+10	-3 to +3	Same as 1	Not	+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	+10		
9	0	+10	-3 to +3	Same as 1	8	+2.5 to +10	+10	Same as 4	Same as 4	Ground	-	+10		
10	0	+13	-3 to +3	Same as 1		+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	-		
CASE		INTERNALLY CONNECTED TO TERMINAL No.8 (GROUND TERMINAL)												

OPERATING-TEMPERATURE RANGE55 to +125 °C
STORAGE-TEMPERATURE RANGE65 to +150 °C
MAXIMUM INPUT-SIGNAL VOLTAGE:
Between Terminals 1 and 2 ±3 V
MAXIMUM DEVICE DISSIPATION
RECOMMENDED MINIMUM DC SUPPLY VOLTAGE (VCC)

### Example of use of LIMITS TABLE:

For RCA-CA3013, a maximum voltage of ±3 volts may be applied to Terminal 1 under the following conditions:

Terminal 2 is at the same dc potential as Terminal 1

Terminal 3: do not apply external voltage

Terminal 4 is at any dc potential between +2.5 and +7.5 volts

Terminal 5 is at a dc potential of +7.5 volts

Terminals 6 and 7 are at the same dc potential as Terminal 4

Terminal 8 is at dc ground potential

Terminal 9 is used as the af output terminal

Terminal 10 is at a dc potential of +7.5 volts

		TEST CONDITIONS				LIMITS						TVDICAL	
ELECTRICAL CHARACTERISTICS (See Page 8 for Definitions of Terms)	SYMBOLS	SETUP & PROCEDURE	& VOLTAGE TURE		TEMPERA- TURE	RCA RCA CA3013 CA3014				UNITS	TYPICAL CHARAC- TERISTICS CURVES		
201111111111111111111111111111111111111		Fig.	Mc/s	volts	°C	Min.	Тур.	Max.	Min.	Тур.	Max.		Fig.
		3	-	6	- 55 +25	<del>-</del>	80	133	73 73	80	120 110	mW mW	4
					+125	Ξ	70	_	60	70	110	mW	
Total Device Dissipation*	P <sub>T</sub>	3	-	7.5	- 55 +25 +125	87	130 120 100	187	106 106 90	130 120 100	170 150 150	mW mW mW	4
Dissipation		3	-	10	- 55 +25	=	-	=	165 165	210 190	250 230	mW mW	4
					+125	-	-	-	150	160	230	mW	,
		5	1	6	- 55 +25	<del>-</del>	55 66	=	50 60	55 66	=	dB dB	6
					+125	-	61	<u>-</u>	50	61	-	dB	
		5	1	7.5	- 55 +25 +125	65 -	59 70 65	-	55 65 55	70 65	=	dB dB dB	6
Voltage Gain**	A	5	1	10	- 55 +25	<u>-</u>	-	=	55 65	61	=	dB dB	6
					+125	-	-	-	55	66	=	dB	
		5	4.5 10.7	7.5 7.5	+25 +25	60 55	67 60	=	60 55	67	=	dB dB	7
Input-Impedance Components:													
Parallel Input Resistance	R <sub>IN</sub>	8	4.5	7.5	+25	-	3	-	-	3	-	kΩ	9
Parallel Input Capacitance	C <sub>IN</sub>	8	4.5	7.5	+25	-	7	-	-	7	-	pF	9
Output-Impedance Components:													
Parallel Output Resistance	R <sub>OUT</sub>	10	4.5	7.5	+25	-	31.5	-	-	31.5	-	kΩ	11
Parallel Output Capacitance	соит	10	4.5	7.5	+25	-	4.2	-	-	4.2	_	pF	11
Noise Figure	NF	12	4.5	7.5	+25	-	8.7	-	-	8.7	-	dΒ	13
Input Limiting Voltage (Knee)	ν <sub>j</sub> (lim)	14	4.5	7.5	+25	•	300	450	-	300	400	μ <b>V</b>	15
Recovered AF Voltage	v <sub>o</sub> (af)	14	4.5	6 7.5 10	+25 +25 +25	128	155 188	-	- 135 -	155 188 220	- -	mV mV	15
Amplitude-Modulation Rejection	AMR	16	4.5	7.5	+25	-	50	-	-	50	-	dB	-
Discriminator Output Resistance	R <sub>O</sub> (disc)	-	4.5	7.5	+25	-	60	-	-	60	-	Ω	<del>-</del>
Total Harmonic Distortion	THD	14	4.5	7.5	+25	-	1.8	-	-	1.8	-	%	17

<sup>\*</sup> Total current drain may be determined by dividing P<sub>T</sub> by V<sub>CC</sub>.

<sup>\*\*</sup> Recommended minimum dc supply voltage ( $V_{CC}$ ) is 5.5 V. Nominal load current flowing into terminal 5 is 1.5 mA at 7.5 V.

#### DISSIPATION TEST SETUP




Fig.3

### DISSIPATION vs. TEMPERATURE





Fig.4

### VOLTAGE-GAIN TEST SETUP



### PROCEDURE:

- 1) Set input frequency at desired value,  $v_i$  = 100  $\mu$ V rms.
- 2) Record vo.
- 3) Calculate Voltage Gain A from A = 20  $\log_{10} v_0/v_i$ .
- 4) Repeat Steps 1, 2, and 3 for each frequency and/or temperature desired.

Fig.5

### 1-Mc/s VOLTAGE GAIN vs. TEMPERATURE





Fig.6

### VOLTAGE GAIN vs. FREQUENCY



#### INPUT-IMPEDANCE COMPONENTS TEST SETUP




Fig.8

### INPUT-IMPEDANCE COMPONENTS vs. FREQUENCY




Fig.9

### OUTPUT-IMPEDANCE COMPONENTS TEST SETUP




Fig. 10

### OUTPUT-IMPEDANCE COMPONENTS vs. FREQUENCY





Fig.11

### NOISE FIGURE TEST SETUP



 $C_1, C_2 = Arco Type 423 padder, or equivalent$ Fig. 12

 $L_2 = 2.36 \, \mu H$ 

### NOISE FIGURE vs. DC SUPPLY VOLTAGE





Fig. 13

### INPUT LIMITING VOLTAGE, RECOVERED AF VOLTAGE, AND TOTAL HARMONIC DISTORTION TEST SETUP





#### PROCEDURE:

- A Recovered-AF Voltage Output:
- 1) Set input frequency = 4.5 Mc/s,  $v_i$  = 100 mV rms, modulating frequency = 1 kc/s, frequency deviation =  $\pm 25$  kc/s.
- 2) Record vo as Recovered-AF Voltage Output.
- B Input Limiting Voltage (Knee):
  - 1) Repeat Steps A1 and A2, using  $v_i = 100 \text{ mV rms}$ .
  - 2) Decrease  $v_i$  to the level at which  $v_0$  is 3 dB below its value for  $v_i=100~\text{mV}$  .
  - 3) Record vi as Input Limiting Voltage (Knee).

Fig. 14

#### INPUT LIMITING VOLTAGE (KNEE) AND RECOVERED AF VOLTAGE









Fig. 15

### AM-REJECTION TEST SETUP



### PROCEDURE:

- 1) With Switch S in position "a", set input frequency = 4.5 Mc/s,  $v_i$  = 10 mV rms, modulating frequency = 1 kc/s, frequency deviation =  $\pm 25$  kc/s.
- 2) Record v<sub>o</sub>.
- 3) Place Switch S in position "b", and set input frequency = 4.5 Mc/s,  $v_i$  = 10 mV rms, modulating frequency = 1 kc/s, % modulation = 50.
- 4) Measure  $v_0$ , and record value in dB below value in Step 2 as AM Rejection.

Fig. 16

### TOTAL HARMONIC DISTORTION VS. DC SUPPLY VOLTAGE





Fig. 17

### DISCRIMINATOR TRANSFORMER SCHEMATIC



#### CONSTRUCTION DETAILS OF DISCRIMINATOR TRANSFORMERS SHOWN IN FIGS. 2, 14 AND 16

Coil-Form Outside Diameter = 7/32 inch

Slugs: Radio Industries, Inc. Type "E" Material, or equivalent Wire Type: "GRIPEZE"\*, or equivalent

Operating	Wire Size		T	Cı	C <sub>2</sub>		
Frequency Mc/s	(AWG #)	L <sub>1</sub> <sup>A</sup>	L <sub>2</sub> <sup>A</sup>	L <sub>3</sub>	рF	ρF	
1.75	40	44	20	44 total (22 bifilar wound)	820	820	
4.5	36	18	7	22 total (11 bifilar wound)	560	330	
10.7	36	18	18	18 total (9 bifilar wound)	100	100	


<sup>\*</sup> Registered Trade Mark, Phelps-Dodge Copper Products.

NOTE: The mutual coupling between  $L_1$  and  $L_3$  is adjusted for the desired degree of linearity.

Fig. 18

(b)

### DIMENSIONAL OUTLINE FOR CA3013 & CA3014



INC	HES	NOTE	MILLIMETERS			
MIN.	MAX.	NOTE	MIN.	MAX.		
0.23	30 TP	2	5.84 TP			
0	١0		0	0		
0.165	0.185		4.19	4.70		
0.016	0.019	3	0.407	0.482		
0	0		0	0		
0.016	0.021	3	0.407	0.533		
0.335	0.370		8.51	9.39		
0.305	0.335		7.75	8.50		
0.020	0.040		0.51	1.01		
0.028	0.034		0.712	0.863		
0.029	0.045	4	0.74	1.14		
0.000	0.050	3	0.00	1.27		
0.250	0.500	3	6.4	12.7		
0.500	0.562	3	12.7	14.27		
369	P TP		360 TP			
	10	6	10			
	1	5	1			
	0.23 0.165 0.016 0.016 0.335 0.305 0.020 0.029 0.029 0.000 0.250 0.500	0.230 TP 0 0 0 0.165 0.185 0.016 0.019 0 0 0 0.016 0.021 0.335 0.370 0.305 0.335 0.020 0.040 0.028 0.034 0.029 0.045 0.000 0.050	MIN. MAX. 0.230 TP 2 0 10 0.165 0.185 0.016 0.019 3 0 0 0 0.016 0.021 3 0.335 0.370 0.305 0.335 0.020 0.040 0.028 0.034 0.029 0.045 4 0.000 0.050 3 0.250 0.500 3 0.500 0.562 3 360 TP	MIN. MAX. MIN. 2 5. 5.8 0 10 10 0 0.165 0.185 4.19 0 0 0 0 0 0 0.001 3.3 0.407 0 0 0 0 0.021 3.0 0.407 0.335 0.370 8.51 0.020 0.040 0.51 0.028 0.034 0.712 0.029 0.045 4 0.74 0.000 0.050 3 0.00 0.250 0.050 3 0.00 0.500 3 6.4 0.500 0.562 3 12.7 360 TP 360		


#### NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. øB applies between L<sub>1</sub> and L<sub>2</sub>. øB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. øD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

<sup>▲</sup> wound bifilar.



**CA3076** 



# High-Gain Wide-Band IF Amplifier-Limiter

For FM IF Amplifier Applications in Communications Receivers

#### Features:

- $\bullet$  exceptionally good sensitivity: input limiting voltage (knee) = 50  $\mu$  V typ. at 10.7 MHz
- high gain: 80 dB with 2-kilohm load
- internal voltage supply regulator
- wide frequency capability: > 20 MHz

RCA CA3076, monolithic integrated circuit, is a high-gain wide-band amplifier-limiter for use in the IF sections of Communications and High-Fidelity FM Receivers. The CA3076, shown in the schematic diagram (Fig. 2), consists of a four stage IF amplifier-limiter section with a voltage regulator section. A typical application of the CA3076 in FM receiver circuits is shown in the block diagram (Fig. 1).

The four-stage emitter-follower-coupled IF amplifier section provides an 80-dB voltage gain with a 2-kilohm load at a frequency of 10.7 MHz. The output stage has exceptionally good limiting characteristics because of its transistor constant-current sink. The voltage regulator section provides zener-regulated, decoupled voltages for the IF amplifier.

The CA3076 utilizes an hermetically-sealed 8-lead TO-5 package.




Fig. 1 - Block diagram of typical FM receiver utilizing the CA3076.

### MAXIMUM RATINGS, Absolute Maximum-Values at $T_A = 25^{\circ}$ C

- A		
DC Supply Voltage between Terminals 7 (V <sup>+</sup> ) and 3 (V <sup>-</sup> )	15	v
DC Current (into Terminal 7)	35	mA
Device Dissipation:		
Up to $T_A = 50^{\circ} C$	500	mW
Above $T_A = 50^{\circ} C \dots$	derate linearly 5 r	nW/oC
Ambient Temperature Range:		
Operating	- 55 to + 125	$^{\mathrm{o}}\mathrm{C}$
Storage	-65 to +150	$^{\mathrm{o}}\mathrm{C}$
Lead Temperature (During Soldering):		
At distance 1/32 in (3.17 mm) from seating plane		
for 10 s max	+ 260	$^{\mathrm{o}}\mathrm{C}$

### ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C

	1	TEST		LIMITS		<u> </u>	TEST			
CHARACTERISTIC	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT FIG. NO.			
Static Characteristics - V + = 8	Static Characteristics - V <sup>+</sup> = 8.5 V									
DC Current (into Term, 7)	17	-	10	15	24	mA	3			
Quiescent Operating Current (into Term. 4)	14	-	-	0.65	1	mA	3			
Dynamic Characteristics - V+	= 8.5 V, f	0 = 10.7 MHz								
Input Limiting Voltage (knee, - 3 dB point)	V <sub>I</sub> (lim.)	-	-	50	200	μ <b>۷</b>	-			
Output Voltage	ν <sub>0</sub>	V <sub>1</sub> = 20μV	4	12	-	mV	5			
Output Noise Voltage	V <sub>N</sub>	V <sub>1</sub> = 0	_	1	-	mV	5			
Forward Transfer Admittance: Magnitude Phase	Y <sub>21</sub>   <sub>\text{\theta}_{21}</sub>	V <sub>I</sub> = 10 μ V	-	6 80	-	mho degrees	4			
Reverse Transfer Admittance: Magnitude Phase	Υ <sub>12</sub>   Θ <sub>12</sub>	-	-	0.1 - 90	- -	μmho degrees	-			
Input-Impedance Components: Parallel Resistance Parallel Capacitance	R <sub>I</sub> C <sub>I</sub>	-	_ _	7.5 4	-	kΩ pF	-			
Output-Impedance Components: Parallel Resistance Parallel Capacitance	R <sub>0</sub> C <sub>0</sub>	-	50 -	- 1.7	-	kΩ pF	-			




Fig. 2-Schematic diagram of CA3076.




Fig. 3 - Test circuit for DC current (Terminal 7) and operating current (Terminal 4).

Fig. 4 - Forward transfer admittance (Y21) test circuit





Fig. 5 - 10.7 MHz voltage gain and noise test circuit

# DIMENSIONAL OUTLINE 8 LEAD PACKAGE JEDEC MO-002-AL

	INCHES		NOTE	MILLIN	METERS
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.20	00 TP	2	5.8	ВТР
Α1	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
ØB	0.016	0.019	3	0.407	0.482
<b>⊘В</b> 1	0.125	0.160		3.18	4.06
øB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
¢D₁	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020 0.040			0.51	1.01
i	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
•	45 <sup>0</sup> TP			45° TP	
N	8		6	8	
N <sub>1</sub>		3	5	3	



#### NOTES

- Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radium of True Position (TP) at maximum material condition.
- 4. Measure from Max. φD
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits CA3035

CA3035 CA3035V1

#### Ultra-High-Gain Wide-Band Amplifier Array Monolithic Silicon

- Three Individual General-Purpose Amplifiers
- Ideal for service in Remote-Control Amplifiers e.g., TV Receivers
- Available in two electrically identical versions: CA3035 with straight leads; CA3035V1 with formed leads

#### HIGHLIGHTS

- Three separate amplifiers —
  gain and bandwidth for each amplifier can be adjusted
  with suitable external circuitry
- Amplifiers operable independently or in cascade
- Exceptionally high cascade voltage gain 129 dB typ. at 40 kHz
- Low noise performance
- Wide-band response
- All amplifiers single-ended only one power supply required
- Wide operating temperature range -55°C to +125°C
- Built-in temperature compensation
- Hermetically sealed, all-welded 10-lead TO-5-style metal package with straight or formed leads

#### SCHEMATIC DIAGRAM FOR CA3035 AND CA3035V1




Fig. 1

#### \_\_\_\_\_



CA3035



CA3035V1

10-LEAD TO-5

FORMED-LEAD 10-LEAD TO-5

#### TYPICAL REMOTE CONTROL SYSTEM




Fig.2

#### ABSOLUTE-MAXIMUM RATINGS:

Operating Temperature Range55°C to +125°C
Storage Temperature Range65 $^{\rm o}$ C to +200 $^{\rm o}$ C
Device Dissipation
Input Voltage
Supply Voltage

#### ELECTRICAL CHARACTERISTICS AT TA = 25°C

			TEST	1	LIMITS		
CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	AND CHARAC-	CA3035, CA3035VI			UNITS
			TERISTICS CURVES	Min.	Тур.	Max.	
STATIC CHARACTERISTIC	S						
Quiescent Operating Voltage	V3 V5 V7	VCC = +9V	Fig.3	-	2 1.9 4.9	- - -	V V V
Total Current Drain	l a	$V_{CC}$ = +9 $V$ , $R_{L3}$ = $5K\Omega$	Fig.3	3.5	5	7.5	mΑ
DYNAMIC CHARACTERISTI	CS						
Voltage Gain: Amplifier No.l Amplifier No.2 Amplifier No.3	A   A2 A3	f = 40 kHz, V <sub>CC</sub> = +9V		40 40 38	44 46 42	1 1 1	dB dB dB
Output Voltage Swing	Vout Vjout V2out V3out	RLI = 10KΩ RL2 = 10KΩ RL3 = 5KΩ Sinusoidal Output, VCC = +9V			2 2.6 8	-	Vp−p Vp−p Vp−p
Input Resistance: Amplifier No.1 Amplifier No.2 Amplifier No.3	R <sub>l</sub> in R2in R3in	f = 40 kHz		- - -	50K 2K 670	- - -	Ω
Output Resistance	Riout R <sub>2</sub> out R <sub>3</sub> out	f = 40 kHz		-	270 170 100K	- -	Ω Ω
Bandwidth at -3dB point: Amplifier No.1 Amplifier No.2 Amplifier No.3	BW <sub>1</sub> BW2 BW3	V <sub>CC</sub> = +9V	Fig.5 Fig.6 Fig.7	1 1 1	500 2.5 2.5	- - -	kHz MHz MHz
Noise Figure Amplifier No. I	NFI	f = 1 kHz, RS = 1 KΩ	Fig.4	_	6	7	dВ
Sensitivity		V <sub>CC</sub> = +13 V Relay (K <sub> </sub> ) Current = 7.5 mA	Fig.2	-	100	150	μ٧

# STATIC CHARACTERISTICS TEST CIRCUIT





Fig. 3

#### NOISE FIGURE TEST CIRCUIT



NOTE: SET ALL INTERNAL POWER SUPPLIES ON QUAN TECH NOISE ANALYZER TO ZERO VOLTS.

Fig.4

#### TYPICAL 1st-AMPLIFIER RESPONSE




Fig. 5

#### TYPICAL 2nd-AMPLIFIER RESPONSE




Fig.6

#### TYPICAL 3rd-AMPLIFIER RESPONSE





Fig.7


#### DIMENSIONAL OUTLINES



92CS-I5835

SYMBOL	INC	HES	NOTE	MILLIMETERS		
SAMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
а	0.23	30 TP	2	5.8	4 TP	
A <sub>1</sub>	0	10		0	0	
A <sub>2</sub>	0.165	0.185		4.19	4.70	
φB	0.016	0.019	3	0.407	0.482	
φB1	0	0		0	0	
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533	
φD	0.335	0.370		8.51	9.39	
φ <b>D</b> 1	0.305	0.335		7.75	8.50	
F1	0.020	0.040		0.51	1.01	
j	0.028	0.034		0.712	0.863	
k	0.029	0.045	4	0.74	1.14	
L1	0.000	0.050	3	0.00	1.27	
L <sub>2</sub>	0.250	0.500	3	6.4	12.7	
L3	0.500	0.562	3	12.7	14.27	
α	36º TP			360	TP	
N	10		6	10		
N <sub>1</sub>		1	5	1		

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



**DIMENSIONS IN INCHES** 




# Linear Integrated Circuits CA3044 CA3044V1

#### Special-Function Sub-System

Monolithic Silicon

The RCA CA3044 and CA3044VI represent a second generation of integrated circuits designed primarily for AFC (Automatic-Frequency-Control) applications.

The CA3044VI is electrically identical to the CA3044 but is supplied with formed leads for easier PC board design and construction.



#### **FEATURES**

- Primarily intended for AFC (automatic frequency control) Applications
- Internal Zener Diode Voltage Regulator
- Differential Input Amplifier/Limiter
- Full-Wave Diode Bridge Detector
- Differential Output Voltage Amplifier
- Available in Two Electrically Identical Versions, CA3044 With Straight Leads; CA3044VI With Formed Leads
- Wide Operating Temperature Range; -55 to +125°C

# WIDE-BAND AMPLIFIER/PHASE DETECTOR WITH ZENER DIODE VOLTAGE REGULATOR

For AFC (Automatic Frequency Control) Applications




Fig.1 - Block diagram of Typical Automatic Fine Tuning (AFT) Application using CA3044 or CA3044V1 in Color-TV Receiver.




Fig.2 - Schematic diagram CA3044, CA3044V1

#### ABSOLUTE-MAXIMUM RATINGS

DISSIPAT	·ION·
DISSIPAI	ION:

At $T_A = 25^{\circ}C$		830 mW
Above $T_A = 25^{\circ}C$	early 5.	6 mW/ <sup>o</sup> C
EMPERATURE RANGE:	_	

T

Operating . . . . . . . . . . . . . . . . . -55  $^{o}$ C to +125  $^{o}$ C Storage . . . . . . . . . . . . . . . . -65°C to +150°C

#### MAXIMUM VOLTAGE RATINGS at TA = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 6 is +20 to 0 volts.

#### TERM-INAL 10 No. 9 NO INTERNAL CONNECTION +20 +20 +20 +20 +20 +20 +20 10 +12 +6 +6 1 -12 -6 0 +20 +20 0 2 +6 -6 +6 3 +12 4 +12 5 0 +5 +5 6 +8 7 -5 REF. SUB-8 STRATE

#### MAXIMUM **CURRENT RATINGS**

CORRENT RATINGS							
TERM- INAL No.	IN mA	I <sub>OUT</sub>					
9	į.	-					
10	50	50					
1	5	5					
2	20	20					
3	5	5					
4	5	5					
5	5	5					
6	5	5					
7	5	5					
8	50	50					

<sup>▲</sup> Terminal No. 10 may be connected to any positive voltage source through a suitable dropping resistor—provided the dissipation rating is not exceeded.

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not

### ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ , Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CIRCUITS	TEST CONDITIONS	CA	LIMITS 3044 and CA30	)44V1	UNITS	CHARAI TERIST CURVE
		FIG.		MIN.	TYP.	MAX.	1	FIG.
STATIC CHARACTERISTICS							•	
Device Dissipation	P <sub>T</sub>	3	$V_{CC} = 30 \text{ V}$ $R_S = 1.5 \text{ k}\Omega$ $T_A = -55^{\circ}\text{C}$	90	120	150	mW	-
Device Dissipation	РТ	3	$V_{CC} = 30 \text{ V}$ $R_S = 1.5 \text{ k}\Omega$ $T_A = 25^{\circ}\text{C}$	110	140	170	m₩	-
Device Dissipation	РТ	3	$V_{CC} = 30 \text{ V}$ $R_S = 1.5 \text{ k}\Omega$ $T_A = +125^{\circ}\text{C}$	130	160	190	mW	-
9-Volt Current Drain	ΙΤ	3	v <sub>10</sub> = 9 v	2.5	4	5.5	mA	-
Zener Regulating Voltage - DC Supply Voltage at Terminal 10	v <sub>10</sub>	3	1	10.5	11.2	11.9	٧	-
Quiescent Operating Current into Terminal 2	12	3		1	2	4	mA	-
Quiescent Operating Voltage at Terminal 4	V <sub>4</sub>	-	$V_{CC} = 30 \text{ V}$ $R_S = 1.5 \text{ k}\Omega$	5.0	6.5	8.0	٧	-
Quiescent Operating Voltage at Terminal 5	V <sub>5</sub>	-		5.0	6.5	8.0	٧	
Output Offset Voltage between Terminals 4 and 5	V <sub>4-5</sub>	-		-1.5	0	1.5	٧	
DYNAMIC CHARACTERISTICS (AS R	F AMPLIFIER	)						
Input Limiting Voltage (Knee)	V <sub>i</sub> Limiting	4	f=45.75 MHz	-	75	-	mV	-
Input Admittance	y <sub>11</sub>	-			0.5+j1.1	-	mmho	-
Reverse Transfer Admittance	y <sub>12</sub>	-	f = 45.75 MHz V <sub>CC</sub> = 30 V	-	3.8+j3.4	-	μmho	
Forward Transfer Admittance	y <sub>21</sub>	-	$R_S = 1.5 \text{ k}\Omega$	•	-11.7 +10.1	-	mmho	-
Output Admittance	y <sub>22</sub>	-	3		0.077+j0.9	-	mmho	
OUTPUT VS FREQUENCY DEVIATION	N - AFC							
			$V_{CC} = +30 \text{ V}$ $V_{in} = 200 \text{ mV RMS}$ $f_0 = \text{MHz as}$ indicated	% of V <sub>10</sub>		% of V <sub>10</sub>		
Correction-Control Voltage at	V		45.750 - 0.025	85		-	٧	6,7
Terminal 4	corr.	5	45.750 + 0.025			33	V	
	(4)		45.750 - 0.900	75	-	-	٧	
			45.750 + 0.900	-	-	43	٧	7
			45.750 - 1.500		-	85	V	ĺ
	<b>_</b>		45.750 + 1.500	33	-		٧	
			45.750 - 0.025	-	-	33	V	6,7
	<sub>v</sub>		45.750 + 0.025	85	•		V	
Correction-Control Voltage at	corr.	5	45.750 - 0.900	-	-	43	V	
Terminal 5	(5)		45.750 + 0.900	75	•	<u> </u>	V	7
			45.750 - 1.500	33	•	•	V	
	1		45.750 + 1.500	<u> </u>		85	V	




Fig.3 - Test setup: Measurement of total device dissipation, Zener regulating voltage, quiescent operating current (terminal 2).




Fig.4 - Input limiting sensitivity test circuit.

#### DYNAMIC CONTROL VOLTAGE CHARACTERISTICS

The CA3044 and CA3044VI are specifically intended for use in the AFT system of color television receivers. Each device is tested so that the control voltages generated by the circuit meet the critical requirements of the system. Figure 5 is the schematic diagram of the test circuit.

Figure 6 and 7 show the control voltages generated at terminals 4 and 5 of the Integrated Circuit as a function of the frequency deviation from the nominal center frequency. Figure 6 shows the region within 25 KHz of the center frequency while Figure 7 covers the entire bandwidth of the system. The horizontal reference lines on the figures are generated by a voltage divider connected between the power supply voltage

age on Terminal 10 and ground. The dynamic control voltages are compared with these references according to the Output vs Frequency Deviation Table. For example: when the frequency deviation is -25 KHz the control voltage at Terminal 4 is greater than the reference A voltage; the control voltage at Terminal 5 is less than the reference B voltage.

The shape of the correction voltage characteristics is dependent to a large degree upon transformer characteristics and the parts layout. In order to closely duplicate the curves shown, the printed circuit board shown in Figure 8 and the parts layout shown in Figure 9 should be followed as closely as possible.




Fig.5 - Correction voltage test circuit for CA3044 and CA3044VI.




Fig.6 - Typical narrow-band dynamic control voltage characteristics.




Fig.7 - Typical wide-band dynamic control voltage characteristics.

#### **DEFINITIONS OF TERMS**

#### Input Limiting Voltage (Knee) [v;(lim)]

The input signal voltage which will cause the output signal to decrease 3 dB from its maximum level.

#### Total Device Dissipation $(P_T)$

The total power drain of the device with no signal applied and no external load current.

#### Quiescent Operating Voltage

The dc voltage at the output terminal, with respect to ground, with no signal applied.

#### Quiescent Operating Current

The average (dc) value of the current in either output, terminal, with no signal applied.

#### Output Offset Voltage

The dc voltage between output terminals with no signal applied.

#### Control Voltage

The dc voltage at either output terminal with respect to ground with an RF signal of specified frequency applied.



a) Top view



b) Bottom view

Fig.8 - Printed Circuit Board for Test Circuit --Full Size






Fig.9 - Top view of wired test board.

#### **DIMENSIONAL OUTLINES**

#### CA3044



#### **CA3044VI**



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.



#### **Linear Integrated Circuits**

**CA3064** 

RCA CA3064 represents the third generation of integrated circuits designed primarily for AFC (Automatic Frequency Control) applications.

The CA3064 is functionally similar to the CA3044 and CA3044V1 but embodies a higher gain input amplifier which provides a 20dB improvement in sensitivity. The increased sensitivity extends the application of a proven AFT system to TV receivers with low level IF amplifiers.

The CA3064 is supplied with formed leads for easier PC board design and construction.

Because the CA3064 is functionally similar to the CA3044, refer to Application Note ICAN 5831, "Application of the RCA CA3044 and CA3044V1 Integrated Circuits in Automatic Fine-Tuning Systems," for general application information.

# WIDE-BAND AMPLIFIER, DIFFERENTIAL DETECTOR, DC AMPLIFIER and ZENER DIODE VOLTAGE REGULATOR



10-LEA

#### **FFATURES**

- High Gain Input Amplifier (18 mV input for rated output)
- Formed Leads for Easier PC Board Design
- Wide Operating Temperature Range; -40°C to +85°C




Fig. 1 - Block diagram of typical operating circuit utilizing the CA3064.

#### ABSOLUTE-MAXIMUM RATINGS

~	1221	T 1	7	10	N T .

At $T_A = 25^{\circ}C$ 700 m <sup>o</sup>
Above $T_A = 25^{\circ}C$
TEMPERATURE RANGE:
0 4:

#### MAXIMUM VOLTAGE RATINGS at TA = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 6 is +20 to 0 volts.

#### TERM-INAL 10 1 2 3 4 5 6 7 No. NO INTERNAL CONNECTION 9 +10 +12 +10 +12 +20 +12 +12 10 0 0 0 ō õ 0 +10 +5 1 - 10 +20 +20 2 0 +5 +5 -6 3 - 6 +12 \* 4 +12 5 +2 6 +2 7 REF.SUB STRATE 8 & CASE

#### MAXIMUM CURRENT RATINGS

CURRENT RATINGS						
TERM- INAL No.	<sup>I</sup> IN mA	I <sub>OUT</sub>				
9	,	•				
10	50	50				
1	1	0.1				
2	20	20				
3	1	0.1				
4	5	5				
5	5	5				
6	5	5				
7	1	1				
8	50	50				

Terminal No. 10 may be connected to any positive voltage source through a suitable dropping resistor-provided the dissipation rating is not exceeded.

<sup>#</sup> This terminal should be connected to the most negative potential of the complete circuit.

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

# ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CIRCUITS	TEST CONDITIONS						LIMITS CA3064			UNITS	CHARAC- TERISTIC CURVES
· · · · · · · · · · · · · · · · · · ·	L	FIG.			MIN.	TYP.	MAX.		FIG.				
STATIC CHARACTERISTICS				<del></del>					г				
			v <sub>cc</sub> =	Т <sub>Д</sub> -25 <sup>0</sup> C	-	135	150		-				
Device Dissipation	P <sub>T</sub>	3	30V R <sub>S</sub> =	+25 <sup>0</sup> C	130	140	150	m₩	-				
			<b>1.5k</b> Ω	+85 <sup>0</sup> C	-	145	150		-				
Current Drain at 10.5 Volts	١ <sub>T</sub>	3	$v_{10} = 10.$	5V	4.0	6.5	9.5	mA	-				
Zener Regulating Voltage - DC Supply Voltage at Terminal 10	v <sub>10</sub>	3	1		10.9	11.8	12.8	٧	-				
Quiescent Operating Current into Terminal 2	12	3			1	2	4	mA	-				
Quiescent Operating Voltage at Terminal 4	V <sub>4</sub>		V <sub>CC</sub> = 30 R <sub>S</sub> = 1.5	<b>ν</b>	5.0	6.9	8.0	٧	-				
Quiescent Operating Voltage at Terminal 5	V <sub>5</sub>				5.0	6.9	8.0	٧	•				
Output Offset Voltage between Terminals 4 and 5	V <sub>4-5</sub>	-			-1.0	0	1.0	٧					
DYNAMIC CHARACTERISTICS (AS RE	AMPLIFIER	)											
Input Voltage Sensitivity	V <sub>i</sub> sensitivityi	4	$V_{CC} = +3$	0V = 18mV				tage Outp ble belov					
Input Admittance	y <sub>11</sub>	-			-	0.41 + j1.0	-	mmho	-				
Reverse Transfer Admittance	y <sub>12</sub>	-	f = 45.7 V <sub>CC</sub> =			0 +j3.4	-	$\mu$ mho	-				
Forward Transfer Admittance	y <sub>21</sub>	-	*CC R <sub>S</sub> = 1.	5 kΩ	-	24.5 - j29	•	mmho	-				
Output Admittance	y <sub>22</sub>	-	3		-	0.04 + j0.9		mmho	-				
OUTPUT vs FREQUENCY DEVIATION	I - AFC												
			V <sub>CC</sub> = +3 V <sub>in</sub> = 18 f <sub>o</sub> = MHz indic	0 V mV RMS as ated	% of V <sub>10</sub>		% of V <sub>10</sub>						
Correction-Control Voltage at	٧		45.750 - 0.030		85			V V	5,6				
Terminal 4	corr. (4)	4	45.750 + 0 45.750 - 0		- 80		25	V					
	\ \ \ \ \		45.750 +		- 00		35	V					
			45.750 - 1				80	- <del>v</del>	6				
			45.750 +		35	-		v					
			45.750 - 0		-		25	v					
		ļ	45.750 +		85	-	•	٧	5,6				
Correction-Control Voltage at	٧		45.750 - 0			•	35	٧					
Terminal 5	corr. (5)	4	45.750 +	0.900	80	-	-	٧	6				
	(5)		45.750 - 1	.500	35	•		٧	O				
			45.750 +	1.500	-		80	٧					




Fig. 2 - Schematic diagram for CA3064

The CA3064 is specifically intended for use in the AFT system of color television receivers. This device is tested so that the control voltages generated by the circuit meet the critical requirements of the system. Figure 4(a) is the schematic diagram of the test circuit.

Figures 5 and 6 show the control voltages generated at terminals 4 and 5 of the Integrated Circuit as a function of the frequency deviation from the nominal center frequency. Figure 5 shows the region within 30 kHz of the center frequency while Figure 6 covers the entire bandwidth of the system. The horizontal reference lines on the figures are generated by a voltage divider connected between the power supply voltage on ter-

minal 10 and ground. The dynamic control voltages are compared with these references according to the Output vs Frequency Deviation Table. For example: when the frequency deviation is -30 kHz the control voltage at terminal 4 is greater than the reference A voltage; the control voltage at terminal 5 is less than the reference B voltage.

The shape of the correction voltage characteristics is dependent to a large degree upon transformer characteristics and the parts layout. In order to closely duplicate the curves shown, the printed circuit board shown in Figure 7 and the parts layout shown in Figure 8 should be followed as closely as possible.





Fig.3 - Test setup: Measurement of total device dissipation, Zener regulating voltage, quiescent operating current (terminal 2).



ALL RESISTORS ARE 1% TOLERANCE AND ARE IN OHMS 92CS-158

L<sub>1</sub> IS ALIGNED FOR SYMMETRICAL BANDWIDTH ON EITHER SIDE OF 45.750 MHz.

L<sub>2</sub> TERTIARY WINDING WOUND ON L<sub>1</sub> COIL FORM

L<sub>3</sub> IS ALIGNED FOR ZERO DIFFERENTIAL OUTPUT

BY THE THE TERMINALS 4 AND 5 AT 1<sub>c</sub> = 45.750 MHz

\*FOR COIL CONSTRUCTION DATA, SEE FIG. (4b).

REFERENCE VOLTAGE PERCENTAGES

Ref. A	85% of V <sub>10</sub>
Ref. B	25% of V 10
Ref. C	80% of V <sub>10</sub>
Ref. D	35% of V 10

Fig.4(a). Correction voltage test circuit for CA3064




Fig.5 - Typical narrow-band dynamic control voltage characteristics

#### COIL DATA FOR DISCRIMINATOR WINDINGS

 $L_1$  - Discriminator Primary: 3-1/6 turns; #20 Enamel-covered wire--close-wound, at bottom of coil form. Inductance of  $L_1$  = 0.165  $\mu H;\ Q_o$  = 120 at  $f_o$  = 45.75 MHz.

Start winding at Terminal #6; finish at Terminal #1. See Notes below.

L<sub>2</sub> - Tertiary Windings: 2-1/6 turns; #20 Enamel-covered wire--close wound over bottom end of L<sub>1</sub>. Start winding at Terminal #3; finish at Terminal #4. See Notes below.

 $L_3$  - Discriminator Secondary: 3-1/2 turns; center-tapped, space wound at bottom of coil form. Inductance of  $L_3$  = 0.180  $\mu$ H;  $Q_o$  = 150 at  $f_o$  = 45.75

Start winding at Terminal #2; finish at Terminal #5, connect center tap to Terminal #7. See Notes below.

Notes: 1. Coil Forms; Cylindrical; -0.30'' Dia. max. 2. Tuning Core: 0.250'' Dia. x 0.37'' Lngth. : Material: Carbinal J or equiv-

- 3. Coil Form Base: See drawing below.
- End of coil nearest terminal board to be designated the winding start end.




Fig. 4(b) - Coil Form Base Terminal Diagram.






Fig.6 - Typical wide-band dynamic control voltage characteristics

File No. 396 — CA3064





b) Bottom view

Fig.7 - Printed Circuit Board for Test Circuit --Full Size





Fig.8 - Top view of wired test board

#### DIMENSIONAL OUTLINE



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.



#### **Linear Integrated Circuits**

CA3041

## WIDE-BAND AMPLIFIER, FM DETECTOR AF PREAMPLIFIER/DRIVER

Monolithic Silicon

For Sound Sections of TV Receivers Using Tube-Type AF Output Amplifiers

RCA Integrated Circuit Type CA3041 provides, in a single monolithic silicon chip, a major subsystem for the sound sections of TV receivers. As shown in the Schematic Diagram (Fig.1) and the TV Receiver Block Diagrams (Fig.2) the CA3041 contains a multistage wide-band if-amplifier/limiter section, an FM-detector stage, a Zener-diode-regulated power-supply section, and an af-amplifier section specifically designed to drive directly a 6AQ5 beam power tube or other audio output tube of similar characteristics.



In FM receivers, the CA3041 can be used to provide if amplification and limiting, FM detection, and af preamplification.

The CA3041 provides exceptional versatility of circuit design because the if-amplifier/limiter section, FM detector section, and af-preamplifier/driver section can be used independently of each other.

The CA3041 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device in suitably punched printed-circuit boards. Templates showing recommended layout of printed-circuit boards for the CA3041 are provided in this bulletin (Figs. 13, 14 and 15).

#### **FEATURES**

- high-sensitivity input limiting voltage (knee) = 150  $\mu$ V typ. at 4.5 MHz
- large audio drive voltage capability
- ●excellent AM rejection 58 dB typ. at 4.5 MHz
- inherent high stability internally shielded
- internal Zener-diode-regulated voltage supply
- low harmonic radiation
- •wide frequency capability <100 kHz to > 20 MHz
- low harmonic distortion




Fig. 1 - Schematic diagram.

#### ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS AT $T_A = 25^{\circ}C$

Indicated voltage or current limits for each terminal may be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 4).


	VOLTA	GE OR			VOLTAGE CONDITIONS AT OTHER TERMINALS											
TERMINAL	CURRENT		1	2	3	4	- 5	6	7	8	9	10	11	12	13	14
1	-3 V	+3 V	-							(1)						
2	-3 V:	+3 V	-3 to +3						4L)							
3	-3 V	+3 V	-3 to +3		Ar.									AL		
4	GROUND (' REFERENCE		-3 to +3		HIS TERMIN	TO THIS TERMINA		TOR*	HIS TERMIN	RMINAL	INAL 9)	INAL 10)	INAL 11)	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	AT SAME DC VOLTAGE AT TERMINAL 12 (EXCEPT TERMINAL 13)	.0R*
5	20	mA	-3 to +3	AL 1	ED TO T	LIED TO TH	RESISTO	7 RESIST	D TO TH	LIED TO THIS TE	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 9)	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 10)	PT TERM	ED TO T	PT TERM	? RESIST
6	0 V	+10 V	-3 to +3	TERMIN	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL GROUND (VOLTAGE REFERENCE TERMINAL)	CE TER	1 47 kΩ	H 100 KS	NAL 7 APPLIE				AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 11)	/ APPLIE	(EXCE	ін 6.2-к
7	10	mA	-3 to +3	AGE AS		EFEREN HROUGH	THROUG	r TERMI	-Y APPL	MINAL 1:	MINAL 1	MINAL 12	RMALLY	MINAL 12	THROUG	
8	10	mA	-3 to +3	AT SAME DC VOLTAGE AS TERMINAL 1	NOT NO	TAGE R	CONNECTÈD TO +140 V THROUGH 47 k\\Omega RESISTOR*	CONNECTED TO TERMINAL 7 THROUGH 100 $\mathrm{k}\Omega$ resistor*	AF-INPUT TERMINAL	(EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL)  DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	AS TER	AS TER	AS TER	NOT NC	AT TER	CONNECTED TO +140 V DC THROUGH 6.2-k $\Omega$ Resistor*
9	10	mA	-3 to +3	T SAME	TAGE IS	ND (VOL	TÈD TO				OLTAGE	OLTAGE	OLTAGE	TAGE IS	LTAGE	.D T0 +1
10	10	mA	-3 to +3	¥	DC VOL	GROU	CONNEC	ECTED	DC VOL		NE DC V(	AT SAME DC V	ME DC V	ME DC V	DC VOL	IE DC VC
11	+ 2.5 V	+5 V	-3 to +3		TERNAL			CONN	TERNAL	DC VC	AT SA		AT SA	TERNAL	AT SAN	00
12	+2.5 V	+5 V	-3 to +3		X	EXTE			(EX					EX		
13	+2.5 V	+5 V	-3 to +3													
14	50	mA	-3 to +3													

<sup>\*</sup> Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Device Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3041 to be exceeded may be used.

OPERATING-TE	MPERATURE RANGE	0° to +85°C
STORAGE-TEMP	PERATURE RANGE	-25° to +85°C
MAXIMUM INPUT	r-signal voltage:	
Between Term	ninals 1 and 3	±3 V
	CE DISSIPATION:	
At Ambient	up to +25°Cderate	950 mW
Temperatures	above +25°Cderate	at 10.8 mW/°C

**ELECTRICAL CHARACTERISTICS,** at an Ambient Temperature,  $T_A$ , of  $25^{\circ}C$ , and a DC Supply Voltage,  $V_{CC}$ , of +140 Volts applied to Terminal 14 through a resistance of 6.2  $k\Omega$ , unless otherwise indicated. Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3041 to be exceeded may be used.

			Т	EST	CONDITIONS		LIMITS	3		TYPICAL CHARAC-
CHARACTERISTICS (See Page 7 for Definitions of Terms)	SYMBOLS	SETUP AND PROCEDURE Fig.			SPECIAL CONDITIONS		TYPE CA304		Units	TERIS- TICS CURVES Fig.
	<del></del>	1 1g.	<del> </del>		0°C	220	245	270	-	ı ıg.
Total Device Dissipation	РТ	3			$T_A = \frac{0.0C}{+25.0C}$	225 230	250 255	275 280	mW mW mW	4
Zener Regulating Voltage (DC Supply Voltage at Terminal 14)	V <sub>14</sub>	-				10.5	11.2	12.3	٧	-
Quiescent Operating Current (into Terminal 11)	<sup>1</sup> 11	3				0.25	0.63	1	mA	-
9-Volt Current Drain (Quiescent Operating Current into Terminal 14)	<b>1</b> 14	3		V <sub>CC</sub> = +9 V applied directly to Terminal 14				16	mA	-
Input-Impedance Components: Parallel Input Resistance	Ri	5	1			_	11	_	kΩ	_
Parallel Input Capacitance	Ci	5	1			-	5	-	pF	-
Output-Impedance Components: Parallel Output Resistance	R <sub>o</sub>	_				-	100	_	kΩ	_
Parallel Output Capacitance	Co	-	1			-	4	-	pF	-
Input Limiting Voltage (Knee)	V <sub>i(lim)</sub>	6				-	150	200	μV (rms)	10
Amplitude-Modulation Rejection	AMR	7	]			45	58	-	dB	8
IF-Amplifier Voltage Gain	A(IF)	9	f =			-	67	-	dB	10
Recovered AF Voltage:  1. At FM-Detector Output	V <sub>o</sub> (af)	-	4.5 N	ИНZ	R <sub>L</sub> = 50 k $\Omega$ , $\triangle$ f = ±25 kHz THD = 0.7% (typ.)	_	250	_	mV (rms)	_
2. At AF-Driver Output in Test Setup		-			THD < 5%	8	9	-	V (rms)	-
Total Harmonic Distortion	THD	6			$V_{o(af)} = 8 V_{(rms)}$	-	1.5	5	%	-
Discriminator Output Resistance	R <sub>o(dis)</sub>	-	1			-	10	-	kΩ	-
AF-Amplifier Input Resistance	R <sub>i(af)</sub>	_	f:	=		-	100	-	kΩ	-
AF-Amplifier Output Resistance	R <sub>0</sub> (af)	-	1 k	Hz		-	30	_	kΩ	-
AF-Driver Voltage Gain	A <sub>af</sub>	11	]	,		-	41	-	dB	12



\* TRW Electronics, Des Plaines, Illinois. Part No. E023874, or equivalent.

Fig. 2 - Block diagram of typical TV receiver using CA3041.




Fig.3 - Test setup for total dissipation, quiescent operating current into terminal No.11, and 9-volt current drain.

92CS-14881

#### Total Device Dissipation:

- 1. Close S<sub>1</sub>, open S<sub>2</sub>.
- 2. Measure and record  ${\rm V}_{14}$  and  ${\rm I}_{T}\text{.}$
- 3. Determine Total Device Dissipation from PT = V14IT.

#### Quiescent Operating Current into Terminal 11:

- 1. Close S<sub>1</sub>, open S<sub>2</sub>.
- 2. Measure l<sub>11</sub> and record as Quiescent Operating Current into Terminal 11.

#### 9-Volt Current Drain:

- 1. Open S<sub>1</sub>, close S<sub>2</sub>.
- 2. Measure I14 and record as 9-Volt Current Drain.




Fig.4 - Typical dissipation characteristic for CA3041.




Fig.5 - Test setup for measurement of input-impedance components.

#### PROCEDURES:

#### Recovered AF Voltage:


- Set Input Signal Generator as follows:
   Output frequency = 4.5 MHz
  - Modulating frequency = 1 kHz Deviation = ± 25 kHz Output level for V<sub>in</sub> = 100 mV rms
- 2. Set volume control for maximum af output.
- 3. Measure af output voltage and record as Recovered AF Voltage.

#### Total Harmonic Distortion:

- 1. Adjust volume control for an af output voltage of 300 mV rms.
- Measure Total Harmonic Distortion of the output signal in accordance with the Operating Instructions for the Distortion Analyzer.


#### Input Limiting Voltage (Knee):

- 1. Decrease  $V_{in}$  until the af output voltage is 3 dB less than the value set in Step 1 of the procedure for measurement of Total Harmonic Distortion (300 mV 3 dB = 210 mV)
- 2. Measure resulting value of V<sub>in</sub> and record as Input Limiting Voltage (Knee).



\* TRW Electronics, Des Plaines, Illinois. Part No. E023874, or equivalent.

Fig.6 - Test setup for measurement of input limiting voltage (Knee), recovered AF voltage, and total harmonic distortion.



#### \* TRW Electronics, Des Plaines, Illinois, Part No. E023874, or equivalent,

#### PROCEDURES:

- Set FM Signal Generator as follows:
   Output frequency = 4.5 MHz
   Modulating frequency = 1000 Hz
   Deviation = ±25 kHz
   Output level for V<sub>in</sub> = 100 mV rms
- 2. Set AM Signal Generator as follows:

  Output frequency = 4.5 MHz
  Modulating frequency = 1000 Hz
  Per cent modulation = 30
  Output level for V<sub>in</sub> = 10 mV rms
- 3. With S<sub>1</sub> in Position A measure AF Output Voltage and record as V<sub>O</sub>(FM).
- 4. With S<sub>1</sub> in Position B measure AF Output Voltage and record as V<sub>O</sub>(AM).
- 5. Determine AM Rejection from AMR = V<sub>O</sub>(FM)/V<sub>O</sub>(AM)

Fig.7 - Test setup for measurement of AM rejection.





Fig.8 - Typical AM rejection characteristics for CA3041.



#### PROCEDURE:

- A Voltage Gain:
  - 1) Set input frequency at desired value,  $v_i$  = 100  $\mu V$  rms.
  - 2) Record vo.
  - 3) Calculate Voltage Gain A from A = 20  $\log_{10} v_o/v_i$
  - 4) Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.

Fig.9 - Test setup for measurement of IF-amplifier voltage gain.




Fig. 10 - Typical IF-amplifier voltage gain and input-limiting voltage (knee) characteristics.




Fig.11 - Test setup for measurement of AF-amplifier voltage gain.




Fig. 12 - Typical AF-driver voltage-gain characteristic.

#### **DEFINITIONS OF TERMS**

#### Total Device Dissipation (PT)

The total power drain of the device with no signal applied and no external load current.

#### Voltage Gain (A)

The ratio of the signal voltage developed at the output of the device to the signal voltage applied to the input, expressed in dB.

#### Input Impedance

The ratio of a change in input voltage to a change in input current, measured at the input terminal of the device, with respect to ground.

#### Output Impedance

The ratio of a change in output voltage to a change in output current, measured at the output terminal of the device, with respect to ground.

#### Input Limiting Voltage (Knee) [v;(lim)]

The input signal voltage which will cause the output signal to decrease 3 dB from its maximum level.

#### Recovered AF Voltage [vo(af)]

The rms value of the AF output voltage of the device produced by a specified frequency deviation of an FM input signal.

#### Amplitude-Modulation Rejection (AMR)

The ratio of the recovered AF output voltage produced by a specified frequency deviation of an FM input signal to the recovered AF output voltage produced by an amplitude-modulated input signal having the same carrier frequency, expressed in dB.

#### Discriminator Output Resistance (Ro(disc))

The ratio of a change in AF output voltage to a change in output current, measured between the output terminal of the device and ground.

#### Total Harmonic Distortion (THD)

The ratio of the total rms voltage of all harmonics to the rms voltage of the fundamental, expressed in per cent. These voltages are measured at the af output terminal of the device, with respect to ground.



Fig.13 - Recommended layout of printed-circuit board for complete TV-receiver sound strip utilizing RCA-CA3041 (Top View).

(Actual Size)



Fig.14 - Recommended layout of printed-circuit board for complete TV-receiver sound strip utilizing RCA-CA3041 (Bottom View).

(Actual Size)







Fig.15 - Recommended parts layout for TV-receiver sound strip utilizing RCA-CA3041. (Top View)

#### DIMENSIONAL OUTLINE



#### Recommended Mounting-Hole Dimensions and Spacing





Dimensions in Inches and Millimeters.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.



#### **Linear Integrated Circuits**

CA3042

# WIDE-BAND AMPLIFIER, FM DETECTOR AF PREAMPLIFIER/DRIVER

Monolithic Silicon

For Sound Sections of TV Receivers Using Transistor-Type AF Output Amplifiers

RCA Integrated Circuit Type CA3042 provides, in a single monolithic silicon chip, a major sub-system for the sound sections of TV receivers. As shown in the Schematic Diagram (Fig.1) and the TV Receiver Block Diagrams (Figs.2A and 2B) the CA3042 contains a multistage wide-band if-amplifier section, an FM-detector stage, a Zener-diode-regulated power-supply section, and an af-amplifier section specifically designed to drive directly an n-p-n audio output transistor or a high-gain audio output pentode tube.



In FM receivers, the CA3042 can be used to provide if amplification and limiting, FM detection, and af preamplification.

The CA3042 provides exceptional versatility of circuit design because the if-amplifier/limiter section, FM detector section, and af-preamplifier/driver section can be used independently of each other.

The CA3042 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device in suitably punched printed-circuit boards. Templates showing recommended layout of printed-circuit boards for the CA3042 are provided in this bulletin (Figs.13 & 14).

#### **FEATURES**

- high sensitivity input limiting voltage (knee) = 150 µV typ. at 4.5 MHz
- internal Zener-diode-regulated voltage supply

•6-mA audio drive capability

- low harmonic radiation
- •wide frequency capability <100 kHz to >20 MHz
- excellent AM rejection 58 dB typ. at 4.5 MHz
   inherent high stability internally shielded
  - low harmonic distortion




Fig.1 - Schematic diagram.

#### ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS AT $T_A = 25^{\circ}C$

Indicated voltage or current limits for each terminal may be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 4).


	VOLTA	GE OR		VOLTAGE CONDITIONS AT OTHER TERMINALS												
TERMINAL	CURRENT		1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	-3 V	+3 V	-							S TERMINAL ON)						
2	-3 V	+3 V	-3 to +3						AF-INPUT TERMINAL  EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL)							
3	-3 V	+3 V	-3 to +3		AL.		(]							AL		
4	GROUND (1 REFERENCE		-3 to +3		HIS TERMIN		IIS TERMINA			JED TO THI	IINAL 9)	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 10)	IINAL 11)	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	IINAL 13)	.0R*
5	20 1	mΑ	-3 to +3	AL 1	ED 70 T	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL GROUND (VOLTAGE REFERENCE TERMINAL)	GROUND (VOLTAGE REFERENCE TERMINAL)  AF-DRIVER OUTPUT TERMINAL  (EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL)			LY APPL 3TAIN MU	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 9)		AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 11)	ED TO T	ot tern	? RESIST
6	NO CONN	IECTION	-3 to +3	TERMIN	Y APPLII			N		NORMALI ED TO OE	2 (EXCEI			Y APPLI	2 (EXCE	3Н 6.2-к
7	10 :	mA	-3 to +3	'AGE A\$	DRMALLY A	EFEREN TPUT TI RMALLY	NO CONNECTION	T TERMI	IS NOT I	MINAL 1	MINAL 1	MINAL 1	RMALL	MINAL I	THROUC	
8	10	mA	-3 to +3	AT SAME DC VOLTAGE AS TERMINAL 1	NOT NC	TAGE R	VER OUT	NO CO	AF-INPUT TERMINAL TAGE IS NOT NORMALLY AF	MUTING TERMINAL (EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL EXCEPT THAT TERMINAL MAY BE GROUNDED TO OBTAIN MUTING ACTION)	AS TER	AS TER	AS TER	NOT NC	AT TER	CONNECTED TO +140 V DC THROUGH 6.2-kΩ RESISTOR*
9	10	mA	-3 to +3	T SAME	TAGE IS	ND (VOL	AF-DR TAGE IS				OLTAGE	OLTAGE	OLTAGE	LTAGE I	OLTAGE	D T0 +1
10	10	mA	-3 to +3	A	. DC V0I	GROU	DC VOL		DC V01	XTERNA IAT TER	ME DC V(	ME DC VI	ME DC V	. DC VOL	AT SAME DC VOLTAGE AT TERMINAL 12 (EXCEPT TERMINAL 13)	NNECTE
11	+2 V	+10 V	-3 to +3		TERNAL		TERNAL		TERNAL	MINAL (E	AT SA	AT SA	AT SA	TERNAL		25
12	+2.5 V	+ 10 V	-3 to +3		Ä		(EX.		(EX	ING TER! EX(				EX		
13	0 V	+10 V	-3 to +3							MUTI						
14	50 :	mA	-3 to +3	to +3												


<sup>\*</sup> Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Device Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3042 to be exceeded may be used.


OPERATING-TEMPERATURE RANGE	0° to +85°C
STORAGE-TEMPERATURE RANGE	-25° to +85°C
MAXIMUM INPUT-SIGNAL VOLTAGE:	
Between Terminals 1 and 3	±3 V
MAXIMUM DEVICE DISSIPATION:	
At Ambient ) up to +25°C	950 mW
At Ambient \ up to +25 °C derate	at 10.8 mW/°C

**ELECTRICAL CHARACTERISTICS,** at an Ambient Temperature,  $T_A$ , of  $25^{\circ}C$ , and a DC Supply Voltage,  $V_{CC}$ , of +140 Volts applied to Terminal 14 through a resistance of 6.2  $k\Omega$ , unless otherwise indicated. Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3042 to be exceeded may be used.

			T	EST	CON	DITI	ONS	LIMITS				TYPICAL
CHARACTERISTICS (See Page 7 for Definitions of Terms)	SYMBOLS	SETUP AND PROCEDURE			SPE	CIAL	CONDITIONS		TYPE CA304	2		CHARAC- TERIS- TICS CURVES
		Fig.						Min.	Typ.	Max.	Units	Fig.
Total Device Dissipation	P <sub>T</sub>	3				T <sub>A</sub> :	$= \frac{0^{\circ}C}{+25^{\circ}C} + 85^{\circ}C$	200 210 220	230 240 250	260 270 280	mW mW	4
Zener Regulating Voltage (DC Supply Voltage at Terminal 14)	V <sub>14</sub>	_						10.5	11.2	12.3	٧	-
Quiescent Operating Current (into Terminal 11)	l <sub>11</sub>	3						0.25	0.63	1	mA	-
9-Volt Current Drain (Quiescent Operating Current into Terminal 14)	114	3		VCC = +9 V applied directly to Terminal 14						18	mA	1
Input-Impedance Components: Parallel Input Resistance	Rį	5		1				-	11	-	kΩ	
Parallel Input Capacitance	Ci	5	1	1				-	5	1	pF	_
Output-Impedance Components: Parallel Output Resistance	R <sub>o</sub>	-						_	100	-	kΩ	-
Parallel Output Capacitance	Co	-	]					-	4	_	pF	-
Input Limiting Voltage (Knee)	V <sub>i(lim)</sub>	12						-	150	200	μV (rms)	9
Amplitude-Modulation Rejection	AMR	6	]					45	58	-	dB	Ž
IF-Amplifier Voltage Gain	A(IF)	8		= MHz				-	67	-	dB	9
Recovered AF Voltage:	V <sub>o</sub> (af)		14.5	iviriz		A						
1. At FM-Detector Output		12					R <sub>L</sub> = $50 \text{ k}\Omega$ THD = $0.7\%$ (typ.)	_	250	-	mV (rms)	_
2. At AF-Driver Output in Test Setup		12					$R_L = 322 \Omega$ THD < 5%	500	800	-	mV (rms)	-
At AF-Driver Output in     TV-Receiver Sound System		2A or 2B			 ± <b>25</b>	f= kHz I	$R_L = 150 \text{ k}\Omega$ THD = 1.5% (typ.)	-	3	-	V (rms)	-
Total Harmonic Distortion:	THD				l							
1. In Test Setup		12					$V_0(af) = 500 \text{ mV (rms)}$	_	1.5	5	%	
2. In TV Receiver Sound System		2A or 2B	] '	*		1	$V_{o(af)} = 1.3 \text{ V (rms)}$	-	1	-	%	-
FM-Detector Output Resistance	R <sub>o(det)</sub>	-		t				_	10	-	kΩ	_
AF-Driver Input Resistance	Ri(af)	-	] f	 =				_	100	-	kΩ	-
AF-Driver Output Resistance	R <sub>0</sub> (af)	-	1	кНz					250	-	Ω	
AF-Driver Voltage Gain	A <sub>af</sub>	10	,	ļ		R	$_{\rm S} = 50  \Omega,  {\rm C}_{1} = 0$	-	30	-	dB	ĺĺ










Fig.4 - Typical dissipation characteristic.

#### PROCEDURES:

#### Total Device Dissipation:

- 1. Set switch S in position A
- 2. Measure and record  $V_{\mbox{\scriptsize 14}}$  and  $I_{\mbox{\scriptsize 14}}.$
- 3. Determine Total Device Dissipation from PT = V14I14

#### Quiescent Operating Current into Terminal 11:

- 1. Turn switch S to position B
- 2. Measure I<sub>11</sub> and record as Quiescent Operating Current into Terminal 11.

#### 9-Volt Current Drain:

- 1. Set switch S in position B
- 2. Measure  $I_{14}$  and record as 9-Volt Current Drain.

Fig.3 - Test setup for measurement of total device dissipation, quiescent current into terminal No.11, and 9-volt current drain.





Fig.5 - Test setup for measurement of input-impedance components.



#### PROCEDURES:

- 1. Set FM Signal Generator as follows:
  Output Frequency = 4.5 MHz
  Modulating frequency = 1000 Hz
  Deviation = ±25 kHz
  Output level for Vin = 100 mV rms
- 2. Set AM Signal Generator as follows:

Output frequency = 4.5 MHz Modulating frequency = 1000 Hz Per cent modulation = 30 Output level for  $V_{\rm in}$  = 10 mV rms

- 3. With S<sub>1</sub> in Position A measure AF Output Voltage and record as V<sub>O</sub>(FM).
- 4. With S<sub>1</sub> in Position B measure AF Output Voltage and record as  $V_{\rm O(AM)}$ .
- 5. Determine AM Rejection from AMR =  $\frac{V_O(FM)}{V_O(AM)}$
- \* TRW Electronics, Des Plaines, Illinois. Part No. EO23874, or equivalent.

Fig.6 - Test setup for measurement of AM rejection.





Fig.7 - Typical AM rejection characteristics.



#### PROCEDURE Voltage Gain:

- 1. Set input frequency at desired value,  $v_i$  = 100  $\mu V$  rms.
- 2. Record vo.
- 3. Calculate Voltage Gain A from A = 20 log<sub>10</sub> v<sub>0</sub>/v<sub>i</sub>.
- 4. Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.

Fig.8 - Test setup for measurement of IF amplifier voltage gain.




Fig.9 - Typical IF amplifier voltage gain and input limiting voltage (knee) characteristics.




Fig. 10 - Test setup for measurement of AF amplifier voltage gain.





Fig.11 - Typical AF amplifier voltage gain characteristics.



#### PROCEDURES:

#### Recovered AF Voltage:

- 1. Set Input Signal Generator as follows:
  - Output frequency = 4.5 MHz
  - Modulating frequency = 1 kHz
  - Deviation = ±25 kHz
  - Output level for  $V_{in} = 100 \text{ mV rms}$
- 2. Set volume control for maximum af output
- 3. Measure af output voltage and record as Recovered AF Voltage.

#### Total Harmonic Distortion:

- 1. Adjust volume control for an af output voltage of  $500\ \mathrm{mV}\ \mathrm{rms}$
- Measure Total Harmonic Distortion of the output signal in accordance with the Operating Instructions for the Distortion Analyzer.

#### Input Limiting Voltage (Knee):

- Decrease V<sub>in</sub> until the af output voltage is 3 dB less than the value set in Step I of the procedure for measurement of Total Harmonic Distortion (500 mV -3 dB = 350 mV)
- 2. Measure resulting value of  $V_{\mbox{\scriptsize in}}$  and record as Input Limiting Voltage (Knee).

Fig.12 - Test setup for measurement of input limiting voltage (knee), recovered AF voltage, and total harmonic distortion.

#### **DEFINITIONS OF TERMS**

#### Total Device Dissipation (PT)

The total power drain of the device with no signal applied and no external load current.

#### Voltage Gain (A)

The ratio of the signal voltage developed at the output of the device to the signal voltage applied to the input, expressed in  ${\rm d} B$ .

#### Input Impedance

The ratio of a change in input voltage to a change in input current, measured at the input terminal of the device, with respect to ground.

#### Output Impedance

The ratio of a change in output voltage to a change in output current, measured at the output terminal of the device, with respect to ground.

#### Input Limiting Voltage (Knee) [vi(lim)]

The input signal voltage which will cause the output signal to decrease 3 dB from its maximum level.

#### Recovered AF Voltage [vo(af)]

The rms value of the AF output voltage of the device produced by a specified frequency deviation of an FM input signal.

#### Amplitude-Modulation Rejection (AMR)

The ratio of the recovered AF output voltage produced by a specified frequency deviation of an FM input signal to the recovered AF output voltage produced by an amplitude-modulated input signal having the same carrier frequency, expressed in dB.

#### Discriminator Output Resistance [Ro(disc)]

The ratio of a change in AF output voltage to a change in output current, measured between the output terminal of the device and ground.

#### Total Harmonic Distortion (THD)

The ratio of the total rms voltage of all harmonics to the rms voltage of the fundamental, expressed in per cent. These voltages are measured at the af output terminal of the device, with respect to ground.





Fig. 13 - Recommended layout of printed-circuit board for TV-receiver sound strip utilizing RCA-CA3042. (Actual Size, Bottom View)

# C ADVA 38

Fig.14 - Recommended parts layout for TV-receiver sound strip utilizing RCA-CA3042.


(Top View)

#### **DIMENSIONAL OUTLINE**





#### Recommended Mounting-Hole Dimensions and Spacing



Dimensions in Inches and Millimeters.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

92CS-14872R1



#### **Linear Integrated Circuits**

**CA3065** 

The RCA CA3065\* Television Sound System is a monolithic integrated circuit which combines a multistage IF amplifier limiter, an FM detector, an electronic attenuator, a zener diode regulated power supply, and an audio amplifier-driver that is designed to directly drive an npn power transistor or high-transconductance tube. Because the circuit is so inclusive, a minimum number of external components is required. A block diagram of the integrated circuit television sound system is shown in Fig. 1.

The CA3065 with its advanced circuit design provides a high-performance multistage subsystem for the sound system of a television receiver. A particular feature of the CA3065 is the electronic attenuator which performs the conventional volume control function. Volume control is accomplished when the bias levels in the attenuator are changed by means of a variable resistor connected between Terminal 6 and ground (attenuation in excess of 60 dB is attained). Because no audio signal is present in this control, hum or noise pickup can be bypassed. In most cases, only a single unshielded wire is required between the IF board and the variable resistor (volume control).

The CA3065 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device into suitably punched printed-circuit boards.

#### \*Formerly TA5814



#### For Television Sound-System Applications

#### **FEATURES:**

- Electronic attenuator replaces conventional volume control
- Differential peak detector-requires one single tuned coil
- Internal Zener diode regulated supply
- Inherent high stability
- Excellent AM rejection 50 dB typ. at 4.5 MHz
- Low harmonic distortion
- ullet High sensitivity 200  $\mu$ V limiting (knee) at 4.5 MHz
- Audio drive capability 6 mA p-p
- Undistorted audio output voltage 7 V p-p




Fig. 1 - Block diagram of CA3065 in a typical circuit application.

#### 

Up to $T_A = 25^{\circ}C$	850	mW
Above $T_{\Lambda} = 25^{\circ}C$	arly 6.67	mW/OC

Ambient Temperature Range:

Operating	- 40 to + 85	oC.
Storage	- 65 to + 150	$^{\mathrm{o}\mathrm{C}}$

#### MAXIMUM VOLTAGE RATINGS at $T_A = 25^{\circ}$ C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 9 with respect to terminal 3 is 0 to +4 volts.

#### MAXIMUM CURRENT RATINGS

V

mA

	TERM- INAL No.	I IN mA	I OUT			
	4	SUBSTI CONNE TERMI	ст то			
	5	50	1			
	6	1	1			
	7	1	1			
Ì	8	0.5	6			
	9	1	1			
	10	1	0.1			
	11	INT. C				
Ì	12	0.5	6			
	13	1	2			
	14	1	0.1			
	1	1	0.1			
	2	1	0.1			
	3	0.1	50			
		•				

	voltage range of the vertical terminary with respect to terminary 180 to +4 volts.													
TERM- INAL No.	4	5	6	7	8	9	10	11	12	13	14	1	2	3
4			SI	JBSTR/	ATE CO	NNECT	ION -	ALWAY:	CONN	ECT TO	) TERM	IINAL 3	1	
5			+13 0	+ 13	+13	*	*		+ 13	+13 0	*	*	*	NOTE 1
6				*	*	*	*	NOIL	*	*	*	*	*	+13 -5
7					+ 1 - 4	*	*	INTERNAL CONNECTION DO NOT USE	*	*	*	*	*	+ 13 0
8						*	*	RNAL CONNEC	*	*	*	*	*	*
9							*	INTER	*	, *	*	*	*	+ 4 0
10									*	*	*	*	*	+4 -5
11					-					INTE	DO NO		CTION	
12										+4 -1	*	*	*	*
13											*	*	*	*
14	ı											*	*	+3 -5
ī													+5 -5	+5 -5
2														+ 4 5
3														

Note 1: Terminal No. 5 may be connected to any positive voltage through a suitable resistor provided that the current and dissipation ratings of the CA3065 are not exceeded.

\*Voltages are not normally applied between these terminals.

Voltages appearing between these terminals will be safe if specified limits between all other terminals are not exceeded.

ELECTRICAL CHARACTERISTICS at  $T_A$  = 25° C,  $V_{CC}$  = +140 V applied to Terminal 5 through  $R_S$  = 3.9 k $\Omega$ , and DC Volume Control ( $R_x$ ) = 0 unless otherwise indicated.

	TEST CIPOUS		405 0141 TEST 001101710110		LIMITS		UNITS
CHARACTERISTIC	SYMBOL	CIRCUIT Fig. No.	SPECIAL TEST CONDITIONS	Min.	Тур.	Max.	UNITS
Static Characteristics							
Zener Regulating Voltage Terminal No. 5	V <sub>5</sub>	-		10.3	11.2	12.2	V
Current into Terminal 5	15	_	Connect Terminal 5 to +9 V	10	16	24	mA
Total Device Dissipation	PT	-		343	370	400	mW
Terminal Voltages: 1	٧ <sub>1</sub>			-	2	-	
6	V <sub>6</sub>			-	4.8	-	
7	V <sub>7</sub>	-		-	6.1	-	٧
12	V <sub>9</sub> V <sub>12</sub>			4	3.7 5.1	- 5.8	
Dynamic Characteristics	12	L			J.1	3.0	L
IF AMPLIFIER			f <sub>0</sub> = 4.5 MHz. f <sub>m</sub> = 400 Hz,				J
Input Limiting Voltage	V <sub>i(lim)</sub>	3	Deviation = ±25 kHz,	_	200	400	μ <b>V</b>
(at -3 dB point)	1 ((,,,,,,,						
AM Rejection	AMR	3	Amplitude Modulation = 30% f = 4,5 MHz	40	50	-	dΒ
Transconductance	IGml (IF)	_	f = 4.5 MHz	_	500	_	mmho
Magnitude			IF Input Terminals: 2,1				
Phase Angle	θ(IF)	-	IF Output Terminals: 9, 3	<u> </u>	46		degrees
Feedback Capacitance	C <sub>fb</sub>	-	f = 1 MHz; Terminals 2 and 9	ļ <u>-</u>	< 0.02		pF
Input Impedance Components:	R <sub>i</sub> (IF)	-	Measured between	_	17	_	kΩ
Parallel Input Resistance Parallel Input Capacitan ce	C <sub>i</sub> (IF)	<u> </u>	Terminal Nos. 1 and 2 f = 4.5 MHz		4		pF
Output Impedance Components:	O <sub>I</sub> (IF)	<del>  -</del>		<del> </del>	4		Pr
Parallel Output Resistance	R <sub>0</sub> (IF)	- 1	Measured between Terminal No. 9 and gnd	-	3.25	-	kΩ
Parallel Output Capacitance	C <sub>o</sub> (IF)	-	f = 4.5 MHz		7.5		pF
DETECTOR	W . 6		f = 4.5 MHz; V <sub>I</sub> = 100 mV	1	0.75		T.,,
Recovered AF Voltage	V <sub>O</sub> (af)	3	∆f = ±25 kHz	0.5	0.75	-	V(rms)
Total Harmonic Distortion	THD	3	fm = 400 Hz	_	0.9	2	%
Output Resistance:							
Terminal 7	$R_0$	-		-	7.5	-	kΩ
Terminal 8	ļ			<u> </u>	300	-	Ω
ATTENUATOR	l		See Fig. 7				
Max. Attenuation Max. "Play-through" Voltage*		3	$R_X = \infty$ $R_X = \infty$	60	80 0.075	<u>-</u> 1	dB mV
	<del> </del>	3	пχ = ∞	<del>  -</del>	0.075	1	III V
AUDIO AMPLIFIER Voltage Gain	A (af)	4	V <sub>1</sub> = 0.1 V(rms) f = 400 H =	17.5	20	_	dВ
Total Harmonic Distortion	A(af) THD	4 4	V <sub>1</sub> = 0.1 V(rms), f = 400 Hz		1.5		0B %
	INU		V <sub>O</sub> = 2 V(rms), f = 400 Hz THD = 5%, f = 400 Hz	-	2.5	-	V(rms)
Undistorted Output Voltage	<b></b>	4		2			V(rms) kΩ
Input Resistance	R <sub>i</sub> (af)	ļ <u>-</u> -	f = 400 Hz		70	-	
Output Resistance	R <sub>0</sub> (af)		f = 400 Hz		270	_	Ω

<sup>\*&</sup>quot;Playthrough" voltage is the unwanted signal, measured at Terminal 8, when the volume control is set for minimum output.




Fig. 2-Schematic diagram of CA3065

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as  $\pm 30\%$ .

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.




Fig. 3 - Input limiting voltage, AM rejection, recovered audio, total harmonic distortion, maximum attenuation, maximum "play-through" test circuit.




Fig. 4 - Audio voltage gain (undistorted output) test circuit.




Fig. 5 - Frequency response of IF-amplifier section of CA3065




Fig. 6 - Frequency response of af-amplifier section of CA3065




Fig. 7 - Gain reduction vs. resistance (terminal 6 to gnd)


## **OPERATING CONSIDERATIONS**

The CA3065 may be used to drive a video output transistor or a high-transconductance output tube.

As in all TV receivers, precaution should be taken to prevent destruction of the CA3065 in the event of cascade arcs originating in the picture tube or in the output tube. In the case of arcing in the output tube a resistor of 150 k in series with terminal No. 12 and the grid of the tube is usually sufficient protection.


To prevent damage from picture tube arcs, a careful analysis of board layout and coupling modes (electrostatic or magnetic) may be necessary to suggest alternate layouts or appropriate locations for the placement of spark gaps to absorb the high energy discharge.

CA3065 File No. 412 \_



(a) Printed circuit board - bottom view\* Full Size

9255-4438





(b) Parts layout - top view\* Full Size


Fig. 8 - Recommended parts layout for TV receiver sound strip using CA3065.

# (770 (19.55) -14 13 12 11 10 9

DIMENSIONAL OUTLINE








92CS-14872R1

Recommended Mounting-Hole Dimensions and Spacings.




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

<sup>\*</sup> A 200 mil square grid was used in the layout of passive components on the printed circuit board. The Quad-in-line formed leads conform to a standard grid spacing of 100 mil centers.



## **Linear Integrated Circuits**

Monolithic Silicon
CA2111AE
CA2111AQ



# FM IF Amplifier-Limiter and Quadrature Detector

For FM IF and TV Sound IF Applications

### Features:

- Direct replacement for ULN2111A and MC1357
- Good sensitivity: Input limiting voltage (knee) (400 μV typ. at 10.7 MHz;
   250 μV typ. at 4.5 MHz and 5.5 MHz)
- Excellent AM rejection (45 dB typ. at 10.7 MHz)
- Provision for output from 3-stage IF amplifier section
- Low harmonic distortion
- Quadrature detection permits simplified single-coil tuning
- Extremely low AFC voltage drift over full operating-temperature range
- Minimum number of external parts required

The CA2111A, on a single monolithic chip, provides a multistage wideband amplifier-limiter, a quadrature detector, and an emitter-follower output stage. This device is designed for use in FM receivers and in the sound IF sections of TV receivers. In addition, an output terminal is provided which allows the use of the amplifier-limiter as a straight 60-dB wideband amplifier.

The amplifier-limiter features the excellent limiting characteristics of 3 cascaded differential amplifiers.

The quadrature detector requires only one coil in the associated outboard circuit and therefore, tuning is a simple procedure.

A unique feature of the CA2111A is its exceptionally low AFC voltage drift over the full operating-temperature range.

This device can be supplied in either dual-in-line or quad-in-line 14-lead plastic packages (CA2111AE and CA2111AQ, respectively).




Fig. 1—Block diagram of CA2111A and associated outboard components.

MAXIMUM RATINGS, Absolute-Maximum Values at TA=25°C

DC Supply Voltage [between terminals 5 (V <sup>+</sup> ) and 3 (V <sup>-</sup> )]	16	v
Device Dissipation:		
Up to T <sub>A</sub> = 60°C	600	mW
Above T <sub>A</sub> = 60°C	derate linearly 6.7	mW/°C
Ambient Temperature Range:		
Operating	-55 to +125	°C
Storage	-65 to +150	°C
Lead Temperature (During Soldering):		
At distance 1/16 ± 1/32 in.		
(1.59 ± 0.79 mm)		
from case for 10s max	+ 265	°C

## ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$

		TEST COMPLETIONS		LIMITS		UNITS	
CHARACTERISTIC	SYMBOL	SYMBOL TEST CONDITIONS		TYP.	MAX.	CIVITS	
DC Voltage: At Terminal 1	V <sub>1</sub>	V <sup>+</sup> = 12V = 8V	- -	5.4 3.7	_ _		
At Terminals 4, 5, 6, 10 At Terminals 2, 12	V <sub>4</sub> , 5, 6, 10 V <sub>2</sub> , 12	V <sup>+</sup> = 8V	_ _	1.35 3.5	_	V	
DC Current (into Terminal 13) At V <sup>+</sup> = 8V At V <sup>+</sup> = 12V	113		_	14 16	_ _	mA	
Amplifier Input Resistance	R <sub>4</sub>		_	7	_	kΩ	
Amplifier Input Capacitance	C <sub>4</sub>		_	11	_	pF	
Detector Input Resistance	R <sub>12</sub>	1	_	70		kΩ	
Detector Input Capacitance	C <sub>12</sub>	$f_{0} = 10.7 \text{ MHz}$		2.7		pF	
Amplifier Output Resistance	R <sub>10</sub>	]	_	60	_	Ω	
Detector Output Resistance	R <sub>1</sub>			200	_	Ω	
De-Emphasis Resistance	R <sub>14</sub>		-	8.8	_	kΩ	

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{A}=25^{\circ}C$ FM Modulation Frequency = 400 Hz, Source Resistance = $50\Omega$

			TEST CONDITIONS								TEST CIR-	
CHARACTERISTIC	SYMBOL	$f_{O}$ = 10.7 MHz $\triangle f$ = ± 75 KHz			$f_0$ = 4.5 MHz $\Delta f$ = ± 25 KHz		$f_{O}$ = 5.5 MHz $\Delta f$ = ± 50 KHz		UNITS	CHARAC- TERISTIC CURVES		
		V <sup>+</sup> = 12V		V <sup>+</sup>	= 8V	V <sup>+</sup> =	= 12V	V <sup>+</sup> =	= 12V		FIG. NO.	
			LIMITS									
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.			
AMPL-LIMITER Input Limiting Threshold Voltage	V <sub>i</sub> (lim) (4)	400	600	400	600	250	400	250	400	V (RMS)	3, 7, 8, 9	
AM Rejection <sup>‡</sup> *	AMR(1)	45	_	37	_	36	-	40	-	dB	3, 4, 5, 6	
Ampl. Voltage Gain▲	A <sub>V</sub> (10)	55	_	55	_	60	-	60	-	dB	3	
DETECTOR Recovered Audio <sup>‡</sup> Output Voltage	V <sub>o</sub> (AF) (1)	0.48	_	0.3	_	0.72	_	1.2	_	V (RMS)	3, 7, 8, 9	
Total Harmonic <sup>‡</sup> Distortion	THD(1)	1	_	1	_	1.5	_	3	_	%	3	

 $<sup>^{\</sup>dagger}V_{i}$  = 10 mV (RMS)

 $<sup>\</sup>Delta V_{i} \le 50 \,\mu V \text{ (rms)}$ 

<sup>\*100%</sup> FM, 30% AM





Fig. 2-Circuit schematic-CA2111A



## NOTE:

Input to the quadrature coil can be from either terminal 9 or terminal 10. Terminal 9 is normally used because it lessens the possibility of overloads during tuning. The use of terminal 10 increases the limiting sensitivity significantly and has been used successfully in these tests.

	COMPONENT VALUES							CHARACTERISTICS		
f. L <sub>1</sub>		L <sub>1</sub> C <sub>1</sub>		Q C <sub>2</sub> C <sub>3</sub>		c <sub>3</sub>	UPPER PEAK	LOWER PEAK		
MHz	μН	pF	ΚΩ	-	pF	μF	MHz	MHz		
4.5	14	120	20	30	3	0.003	4.58	4.42		
5.5	8	100	20	30	3	0.003	5.63	5.37		
10.7	2	120	3.9	20	4.7	0.01	10.9	10.5		

Fig. 3-Test circuit.

92CS-20771




Fig. 4-AM rejection vs input voltage (4.5 MHz).




Fig. 5-AM rejection vs input voltage (5.5 MHz).




Fig. 6-AM rejection vs input voltage (10.7 MHz).




Fig. 7-Detected audio output vs input voltage (4.5 MHz).




Fig. 8-Detected audio output vs input voltage (5.5 MHz).




Fig. 9—Detected audio output voltage vs input voltage (10.7 MHz).




Fig. 10-AFC voltage vs ambient temp.





Fig. 11-Signal-to-noise ratio vs input voltage.


### **DIMENSIONAL OUTLINES**

## **CA2111AE**

**CA2111AQ** 

## 14-Lead Dual-in-Line Plastic Package (JEDEC MOO-001-AB)






SYMBOL	INC	HES	NOTE	MILLIN	IETERS	
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155	0.200		3.94	5.08	
A <sub>1</sub>	0.020	0.050		0.51	1.27	
В	0.014	0.020		0.356	0.508	
В1	0.050	0.065		1.27	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.770		18.93	19.55	
E	0.300	0.325		7.62	8.25	
Εı	0.240	0.260		6.10	6.60	
e1	0.10	00 TP	2	2.54 TP		
ед	0.30	00 TP	2, 3	7.6	2 TP	
L	Ò.125	0.150		3.18	3.81	
L2	0.000	0.030	•	0.000	0.76	
a	00	150	4	00	150	
N	1	14	5		14	
N <sub>1</sub>	0		6		0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90	
S	0.065 0.090		l	1.66	2.28	

9255-4296RI


### NOTES:


- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed
- 3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.


## 14-Lead Dual-in-Line Plastic Package with Leads in Quad-Formed Arrangement



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.









## **Linear Integrated Circuits**

Monolithic Silicon

**CA3068** 



## Television Video IF System

### **FEATURES:**

- High-gain wide-band IF amplifier: 75 dB tvp. at 45 MHz
- Gain reduction with excellent stability: 50 dB typ. at 45 MHz
- Video detector with linear characteristics
- Video amplifier: 12 dB gain
- Impulse noise limiter
- Keyed AGC with noise immunity circuits
- Delayed AGC for tuner
- Buffered AFT output
- Separate sound IF intercarrier amplification
- Sound carrier detector
  - 4.5 MHz sound carrier amplifier
- Isolated zener reference diode for regulated voltage supply


RCA-CA3068\* is a monolithic integrated circuit that incorporates an entire video TV-IF subsystem on a single chip. Innovations in integrated circuit design, in addition to the many active devices and closely matched components utilized in the circuit, make the CA3068 ideally suited for use in color and black-and-white TV receivers.

The primary functions performed by the IF subsystem are video IF amplification, linear detection, video output amplification, AGC from a keyed supply, AGC delay for tuner, sound carrier detection, sound carrier amplification, and a buffered AFT output. The advanced circuit design of the CA3068 also includes secondary functions for improved

noise immunity and minimal airplane flutter. An isolated zener reference diode, incorporated in the IC, provides a convenient and economical means for controlling the regulated voltage supply. The inherent wide bandwidth capability (10-70 MHz) and high overall gain (87 dB) make the CA3068 suitable for other AM IF applications whose frequencies range within this bandwidth.

The CA3068 utilizes a unique 20-lead quad-in-line plastic package. This package also includes a wrap-around shield that serves to minimize interlead capacitances.

<sup>\*</sup> Formerly Developmental No. TA5914



MAXIMUM RATINGS, Absolute Maximum Values, at $T_A = 25^{\circ}C$		
DC Supply Voltage:		
Between Terminals 15 and 5*	. 11.3	V
Terminal 7 (Collector to ground)	. 20	V
Terminal 9 (Collector to ground)	. 20	V
DC Current (into Terminal 18)	. 2	mA
Device Dissipation:		
Up to T <sub>A</sub> = 60°C	. 600	mW
Above $T_A = 60^{\circ}C$	derate linearly 6	6.7 mW/°C
Ambient Temperature Range:		
Operating	-40 to +85	°C
Storage	- 65 to +150	°c
Lead Temperature (During soldering):		
At distance not less than 1/32" (0.79 mm) from case for 10 seconds max	+265	°c

<sup>\*</sup> This rating does not apply when using the internal zener reference in conjunction with the pass transistor.




Fig. 2 - Simplified schematic diagram of the CA3068.

## ELECTRICAL CHARACTERISTICS at TA = 25°C

		TEST CONDITIONS		LIMITS			
CHARACTERISTIC	SYMBOL		CIRCUIT				UNITS
			Fig. No.	Min.	Тур.	Max.	
Static (DC) Characteristics							
Quiescent Circuit Current	l <sub>15</sub>	_	3	15	-	45	mA
DC Voltages: Terminal 2 (Sound)	V <sub>2</sub> .	-	5	_	6	_	v
Terminal 3 (Keying Input)	٧3	-	3	6.4	-	10	V
Terminal 7 (1) (AGC)	V <sub>7</sub>	_	3	16	-	21	V
Terminal 7 (2) (AGC)	V <sub>7</sub>	_	4	_	1	-	٧
Terminal 8 (AGC Delay)	V <sub>8</sub>	_	4	_	4	-	V
Terminal 9 (Cascode Collector)	V <sub>9</sub>	_	3	_	8.5	-	V
Terminal 16 (Bias)	V16	_	3	1.1	-	2.3	V
Terminal 18 (Zener)	V <sub>18</sub>	V5 = V17 = 0 V, I <sub>18</sub> = 1 mA	_	10.6	11.9	13.2	V
Terminal 19 (White Level)	V <sub>19</sub>	_	5	6	_	10	V
Dynamic Characteristics		L	<u> </u>	Ь	L		L
Video Sensitivity	el	f <sub>O</sub> = 45.75 MHz, Mod. (AM) = 85% at 400 Hz; Adjust e <sub>I</sub> for 4 V <sub>p-p</sub> at Term. 19	6	40	100	200	μV
Sync. Tip Level Voltage	V <sub>19</sub>	f <sub>O</sub> = 45.75 MHz, e <sub>I</sub> (CW) = 10 mV	6	0.4	0.8	1.6	V
Automatic Fine Tuning (AFT) Drive Level Voltage	V14		6	_	15	-	mV
Delay Bias Voltage: At e <sub>I</sub> = 10 mV	V <sub>7</sub>	f <sub>0</sub> = 45.75 MHz, e <sub>1</sub> (CW) = 20 mV;		16	_	_	V
At e <sub>I</sub> = 30 mV		Adjust R <sub>1</sub> for V <sub>7</sub> = 14 V	6	0.5	-	2	V
3.58 MHz Chroma Output Voltage	V <sub>19</sub>	f <sub>O</sub> = 45.75 MHz, e <sub>I</sub> (step mod.) = 10 mV; f <sub>1</sub> = 42.17 MHz, e <sub>I</sub> (step mod.) = 3.33 mV	6	0.5	0.8	_	V
4.5-MHz Sound Output Voltage	V <sub>2</sub>	f <sub>o</sub> = 45.75 MHz, e <sub>1</sub> (step mod.) = 10 mV; f <sub>2</sub> = 41.25 MHz, e <sub>1</sub> (step mod.) = 2.5 mV	6	50	200	_	mV
Parallel Input Impedance: Resistance at Term. 6 Capacitance at Term. 6	R <sub>1-6</sub>		7	4	2	-	kΩ pF
Resistance at Term. 12	R <sub>I-12</sub>	f <sub>o</sub> = 45.75 MHz	7	-	4.5	_	kΩ
Capacitance at Term. 12	C <sub>I-12</sub>	Impedance and Admittance			4	_	pF
Resistance at Term. 13	R <sub>I-13</sub>	measured at bias conditions			5	_	kΩ
Capacitance at Term. 13	C <sub>I-13</sub>	as developed by circuit shown in Fig. 7	7	_	4	-	pF
Parallel Output Impedance: Resistance at Term. 9 Capacitance at Term. 9	R <sub>O-9</sub>		7	30	- 3	-	kΩ pF
Cascode Transfer Characteristics: Magnitude of Forward Transadmittance	lyfl		7	_	50	_	mmho
Reverse Transfer Capacitance	Cr		7	_	0.001	-	pF




Fig. 3 — Test circuit for measurement of quiescent current (I<sub>15</sub>), keying terminal voltage (V<sub>3</sub>), bias voltage (V<sub>16</sub>), AGC terminal voltage 1 (V<sub>7</sub>), and cascode collector voltage (V<sub>9</sub>)




Fig. 4 — Test circuit for measurement of AGC terminal voltage 2 (V7) and terminal 8 voltage (V8).






Fig. 5 – Test circuit for measurement of white level ( $V_{19}$ ) and terminal 2 voltage ( $V_{2}$ ).

File No. 467 \_\_\_\_\_\_ CA3068



(a) Test setup for measurement of video sensitivity, sync. tip level, delay bias, AFT drive voltage.



(b) Test setup for measurement of sound and chroma outputs.

Fig. 6 - Typical dynamic test circuit diagrams.




Fig. 7a - Color TV-IF amplifier test circuit.




Fig. 7b — Color TV-IF amplifier with associated waveform and test circuit.

## Alignment of the IF Amplifier

- 1. Apply a 2 to 4 mV signal from a sweep generator, Telonic SV13 or equivalent to the input of the IF amplifier.
- 2. Apply a negative DC supply voltage, to the Gain Adjust Terminal.
- 3. Set the gain supply voltage to provide a peak-to-peak output of 6 volts.
- 4. The overall response curve should conform to the waveform shown in Fig. 7b.

### A TYPICAL COLOR-TV VIDEO SYSTEM




Fig. 8 – Block diagram of a typical color TV receiver utilizing the CA3068.

## **Application Information**

A block diagram of a typical color TV application of the CA3068 is shown in Fig. 8. The input from the TV tuner is applied to the IF cascode amplifier of the IC. The cascode amplifier has a gain reduction of 50 dB typ. and a gain of 35 dB typ. The cascode output is coupled to succeeding stages via the IC lead interconnections. Associated with the cascode amplifier is an AGC delay network that provides gain control for the RF amplifier. This arrangement enables the circuit designer to introduce the desired bandpass-shaping circuitry between the cascode input stages and the remaining IF stages. These IF stages provide an additional gain of 40 dB typ. The output, taken from the emitter of the second IF stage, also provides a buffered AFT signal that is designed to drive the RCA-CA3064 TV Automatic Fine-Tuning IC.


The IF detector circuit provides an extremely linear output signal that is DC coupled to the first video amplifier. The first video amplifier has a voltage gain of 12 dB typ. The detector and video amplifier circuits provide a signal which

has in addition to its linear output an extremely sharp limiting characteristic. The maximum video output level is approximately 7 volts peak-to-peak. The sharp limiting action of this circuit clips any signal (e.g. impulse noise) that exceeds this 7-volt value.


The video amplifier also provides a signal which drives a keyed AGC signal. The unique keyed AGC circuits utilize active devices that virtually eliminate noise from interfering with the action of the AGC. A separate sound section provides amplification at intercarrier frequencies, sound carrier detection, and sound carrier amplification. This sound section is designed to drive the RCA-CA3065 TV Sound System IC.

A color IF circuit with associated performance data is shown in Fig. 7. For a more detailed description of the CA3068 and related performance and IF printed circuit construction information, refer to the RCA Application Note ICAN-6544.

## **DIMENSIONAL OUTLINE**



## Recommended Mounting-Hole Dimensions and Spacings.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.



## Linear Integrated Circuits

Monolithic Silicon

CA3066 CA3067



## **Television Chroma System**

The RCA CA3066 and CA3067 are monolithic silicon integrated circuits that constitute a complete chroma system for color television receivers. The CA3066 provides subcarrier regeneration and total chroma signal processing prior to demodulation; the CA3067 performs the demodulation and tint control functions. Each device utilizes a 16-lead quad-in-line plastic package.

## CA3066

## CHROMA SIGNAL PROCESSOR

- Complete Color Sync Circuit
- Blanked Chroma Amplifier
- Chroma Band-Pass Amplifier
- Low Output Impedance Chroma Driver
- ACC Detector-Amplifier
- Killer Detector-Amplifier
- DC Chroma Gain Control
- Zener Diode for Regulated Voltage Reference
- Short-Circuit Protection on All Terminals

## System Features

## CA3067

### CHROMA DEMODULATOR

- Balanced Chroma Demodulators
- Color Difference Matrix
- **■** DC Tint Control
- Three Low Output Impedance Drivers for Direct Coupling
- Reference Subcarrier Limiter
- Zener Diode for Regulated Voltage Reference
- Internal RF Filtering




Fig. 1 - TV chroma system functional block diagram.

## CA3066 Chroma Signal Processor




Fig. 2 - Functional diagram of CA3066.

The CA3066 contains substantially all the color processing circuitry exclusive of the tint control and demodulating circuits. The chroma amplifier sections of the CA3066 consist of the chroma and bandpass amplifiers. The chroma amplifier receives the chroma input signal at terminal No. 1. This amplifier is gain controlled by the automatic chroma control (ACC) detector-amplifier. The chroma signal is internally coupled from the output of the chroma amplifier to the input of the chroma bandpass amplifier and burst separator amplifier. The horizontal keying pulse (+8V) is used to gate the burst portion of the chroma signal from the input of the bandpass amplifier to the input of the burst separator amplifier. The bandpass amplifier is gain controlled by the dc chroma gain control and can also be controlled by the killer detector-amplifier. The bandpass amplifier output is internally coupled to the chroma output amplifier stage of the CA3066. The coils of the chroma amplifier and the bandpass amplifier are stagger-tuned to provide a combined typical bandpass of 3.08 to 4.08 MHz. The burst separator amplifier injects the burst signal into the 3.58 MHz oscillator. The oscillator amplitude is dependent on the terminal No. 9 impedance to ground and is also responsive to the burst signal amplitude at terminal No. 11. The ACC detector and killer detector sense the burst level or absence of burst, respectively, by monitoring the oscillators response to the burst injection level. The thresholds for the ACC and killer are independently adjusted by resistors R2 and R1 at terminals No. 9 and No. 4, respectively. The chroma output is at terminal No. 14 and the oscillator output is at terminal No. 8. Terminal No. 6 is a zener diode for use as a regulated voltage reference at 11.9 volts. When the zener reference element is not used, the power supply voltage should be maintained at 11.2 ± 0.5 volts.

MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^{\circ}C$ 

Supply Voltages and Currents (see charts below)

Device Dissipation:

Up to  $T_A = 70^{\circ}C$ Above  $T_A = 70^{\circ}C$  . . . derate linearly 7.7 mW/ $^{\circ}C$ 

Ambient Temperature Range:

Operating . . . . . . . . . . . . . . . -40 to +85 °C 

Lead Temperature (During soldering for

10s max. at not less than 1/32" from package) . . . +265 °C

Voltage with respect to

	Terminal N	No. 5.		 Current		
	Terminal No.	V <sub>min.</sub> (volts)	V <sub>max</sub> . (volts)	Terminal No.	l <sub>I</sub> mA	I <sub>O</sub> mA
	6	See Note N1		6	20	0.1
i	7	_	_	7	5	0.1
	8	-	_	8	1	2
	9		_	9	0.1	2
	10	-5.0	N2	10	1	0.1
	11	0.0	18.0	11	10	1
	12	0.0	12.0	12	50	1
-	13	0.0	15.0	13	10	1
	14	-	-	14	0.1	6
	15	0.0	N2	15	3	1
	16	0.0	15.0	16	6	1
	1	-5.0	5.0	1	1	0.1
	2	_	_	2	0.1	2
	3	-	-	3	0.1	20
	4	_	_	4	1	1

- Terminal No. 6 is connected to a zener reference element, that, if used, should be biased by a positive voltage through a resistor that limits the current to a value which is less than the maximum current rating of terminal No. 6.
- The upper voltage limit cannot exceed the power supply input voltage at terminal 12.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMIT		UNITS	TEST FIG.
STIATIAS TETRISTISS	O / III DO L	1201 00101110140	MIN.	TYP.	MAX.	Oilli	AND CURVES
Static Characteristics							
Voltages:							
ACC Reference	V <sub>2</sub>		_	0.5	_		
Burst-Chroma Ampl. Bias Current Term.	V <sub>3</sub>		_	2.9	-		
Killer Reference	V <sub>4</sub>		-	1.0	-		
Zener Reg. Reference	٧6		10.6	11.9	12.6	l v l	4
Oscillator Input	V <sub>7</sub>		_	1.4	_		4
Oscillator Output	V8		-	2.35	_		
Balance (ACC Control)	V <sub>9</sub>		-	1.65			
Chroma Output	V14		_	4.6	-		
Currents:					-		
Total Supply	15		14	24	33		
Burst Separator Output	111	S <sub>1</sub> Closed	_	6.5		mA	
Band-Pass Ampl. Output	113		_	4.8		'''	
Chroma Ampl. Output	<sup>1</sup> 16		-	1.27	-		
Dynamic Characteristics							
		v <sub>1</sub> = 0 v <sub>p-p</sub>	0.8	1.2	_		6
Oscillator Output	v8	v <sub>1</sub> = 1.25 v <sub>p-p</sub>	_	2.5	3.5	vp-p	O
Chroma Output:							
100%	V14	v <sub>1</sub> = 1.25 v <sub>p-p</sub>	0.5	1.0	-	v <sub>p-p</sub>	6,5
Killed		v <sub>1</sub> = 0.025 v <sub>p-p</sub>	_	-	12		
ACC Detector Output	v <sub>2</sub>	v <sub>1</sub> = 1.25 v <sub>p-p</sub>	_	0.9	_	V	6
Small-Signal Input Resistance (Term. No.1)	' ri			50	_	kΩ	
Small-Signal Input Capacitance (Term. No.1)	ci		-	2.4		pF	-
Small-Signal Output Impedance (Term. No.14	ro		_	250	_	Ω	






Fig. 3 - CA3066 schematic diagram.








Fig. 5 - Typical ACC characteristic of chroma output vs chroma input.




Fig. 6 - Dynamic characteristics test circuit.


## **DYNAMIC CHARACTERISTICS TEST PROCEDURE**

Steps 1, 2, and 3 are performed with no Chroma input ( $v_1 = 0$ )

- 1. Adjust ACC potentiometer for  $V_2 = +0.65V$ .
- 2. Adjust Killer potentiometer for  $V_4 = +1.2V$ .
- Adjust capacitor C<sub>X</sub> (crystal trimmer) so that frequency of oscillator is 3.579545 MHz.
- Unless otherwise noted, the chroma gain control is at maximum gain (fully clockwise).
- The chroma input test signal is a 52.5 μs "line" at subcarrier frequency, and 10 cycles of burst at 46.5%

- of the "line" amplitude. The chroma input  $(v_1)$  is in peak-to-peak volts of "line" amplitude.
- The chroma output (v<sub>14</sub>) is the same as the chroma input (v<sub>1</sub>) except that the burst is removed and keying overshoot occurs in the retrace period. The chroma output is in peak-to-peak volts of "line" amplitude.
- The oscillator output (vg) is the CW output at terminal No. 8 and is in peak-to-peak volts. Some modulation of oscillation dampening between burst injection is visible.

## CA3067 Chroma Demodulator



92CM-17046RI

ALL RESISTANCE VALUES ARE IN OHMS

UNLESS OTHERWISE INDICATED, ALL CAPACITANCE VALUES LESS THAN 1.0 ARE IN MICROFARADS 1.0 OR GREATER ARE IN PICOFARADS

Fig. 7 - Functional diagram of CA3067.

The CA3067 contains the separate functional systems of a dc tint control and a demodulator. The phase shift of the tint amplifier system is accomplished by functional control of the fixed phase signal from the CA3066 oscillator output. This regenerated reference subcarrier is applied to terminal No. 3 and driven differentially into phase shift circuits. The tint adjustment controls the vector addition of phase shifted signals after which a limiting amplifier removes any remaining amplitude modulation. The output of the tint amplifier at terminal No. 1 is phase separated for the required reference subcarrier phase at terminal No. 6 and No. 12 (terminal No. 12 lags terminal No. 6 by approximately 76°). These terminals are inputs to the demodulator drive amplifiers. The demodulators consist of two sets of balanced detectors which receive their reference subcarrier from the

demodulator drive amplifiers. The chroma signal input from the CA3066 is applied to terminal No. 14. The chroma signal differentially drives the demodulators. The demodulation components are matrixed and dc-shifted in voltage to give  $R-Y,\ G-Y,\$ and B-Y color difference components with close dc balance and proper amplitude ratios. The output amplifiers of the CA3067 are specially designed to meet the low-impedance driving source requirements of the high-level color output amplifiers. A special feature of the CA3067 is R-C filtering of high frequency demodulation components. Terminal No. 4 is a zener diode for use as a regulated voltage reference at 11.9V. When the zener reference element is not used, the power supply should be maintained at +11.2  $\pm 0.5$  volts.

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_{\Delta} = 25^{\circ}C$

Supply Voltages and Currents (see charts below)

Device Dissipation:

Up to TA =  $70^{\circ}$ C . . . . . . . . . . . 600 mW Above TA =  $70^{\circ}$ C . . . . derate linearly 7.7 mW/°C Ambient Temperature Range:

Lead Temperature (During soldering for

10s max. at not less than 1/32" from package) . . . +265 °C

- N1 Terminal No. 4 is connected to a zener reference element, that, if used, should be biased by a positive voltage through a resistor that limits the current to a value which is less than the maximum current rating of terminal No. 4.
- N2 The upper voltage limit cannot exceed the power supply input voltage at terminal 13.
- N3 Terminal No. 16 should be bypassed for normal operation.

### Voltage with respect to Terminal No. 5

#### Terminal V<sub>min</sub>. V<sub>max</sub>. No. (volts) (volts) 6 0 N2 7 0 N2 0 N2 8 9 0 N2 10 0 N2 0 N2 11 0 N2 12 13 0 12 14 -3 N2 15 0 N<sub>2</sub> 16 N3 N3 1 0 15 2 0 N2 3 0 5 N1

### Current

Terminal No.	l <sub>i</sub> (mA)	l <sub>o</sub> (mA)
6	3	3
7	3	3
8	20	20
9	20	20
10	20	20
11	3	3
12	3	3
13	50	1
14	1	0.1
15	6	2
16	N3	N3
1	3	3
2	3	0.1
3	3	3
4	20	0.1




Fig. 8 - CA3067 schematic diagram.

## ELECTRICAL CHARACTERISTICS at TA = 25°C and V+ = 11.2 V

	0.44504			LIMIT	s	LINUTO	TEST FIG. AND
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS	CURVES
Static Characteristics	L	<del></del>	L	I	<u> </u>	L	
Voltages:			I				
Tint Control Input	V <sub>2</sub>	$1_2 = 0.25 \text{ mA}$	_	3.5	_	]	
Reference Subcarrier	V <sub>3</sub>		_	2.1		1	
Zener Regulator Ref.	V <sub>4</sub>		10.6	11.9	12-6	V	9
B-Y, R-Y Oscillator Ref. Inputs	V <sub>6</sub> , V <sub>12</sub>		_	5.7	_	1	
Balance (B-Y, R-Y)	V7, V11		_	5.0	_	1	
B-Y, G-Y, R-Y Outputs	V8, 9, 10		4.2	5.0	5.8	1	9, 11, 12
	Δν <sub>8</sub> ,Δν <sub>9</sub> ,						
Difference Outputs*	Δ٧10		-0.3	-	0.3		
Chroma Inputs	V <sub>14</sub> , V <sub>15</sub>			3.0	-		
Tint Ampl. Balance	V16		_	4.7			9
Currents:				<b></b>			
Tint Ampl. Output (min.)	I <sub>1</sub> (min.)	V <sub>16</sub> = 8 V	0.16	0.37		mA	
Total Supply	11 + 113		15	24	33		
Dynamic Characteristics	1		L	l	1	1	
Tint Amplifier Output							
Sensitivity		V <sub>3</sub> = 7 mV (RMS)	160	250	_	mV	
Limiting Knee	V <sub>1</sub>	V <sub>3</sub> = 35mV (RMS)		300	_	(RMS)	
Limiting	1 ' 1	V <sub>3</sub> = 350mV (RMS)	_		380		
Tint Ampl. Phase Ref.▲	$\phi_6$	V <sub>3</sub> = 70mV (RMS)	185	220	235	deg.	
Tint Ampl. Phase Shift‡	$\Delta \phi_6$	V <sub>3</sub> = 70mV (RMS)	90	105	_	deg.	
Demodulated Chroma Output:	t						
R-Y	V <sub>10</sub>		150	250	_		
Ratio of G-Y to R-Y	V9/V10	$V_3 = 70 \text{mV (RMS)}$	0.28	0.36	0.44	V(RMS)	
Ratio of B-Y to R-Y	V8/V10	V <sub>14</sub> = 35mV (RMS)	1.0	1.2	1.4		
Color Difference Output							10
BW at 3.3 dB	BWDiff.		450	550	-	kHz	
Color Difference Outputs (max. input signals):							
R-Y	V <sub>10</sub>		_	3.0	_		
G-Y	v <sub>9</sub>	V <sub>3</sub> = 70mV (RMS)	_	1.1		v <sub>p-p</sub>	
B-Y	v <sub>8</sub>	V <sub>14</sub> = 212mV (RMS)	_	3.6	-	66	
Small Signal Input Resistance							
Terminal No. 3	ri		_	550	_	Ω	
Terminal Nos. 6 & 12	1 ' 1			22			
Small Signal Output Resistance							
Terminal Nos. 8, 9, & 10	ro		_	5			
/ /							

 $^{*}\Delta V_{8} = V_{8} - \frac{\left(V_{8} + V_{9} + V_{10}\right)}{3}, \Delta V_{9} = V_{9} - \frac{\left(V_{8} + V_{9} + V_{10}\right)}{3}, \Delta V_{10} = V_{10} - \frac{\left(V_{8} + V_{9} + V_{10}\right)}{3}$ 

<sup>▲</sup> Terminal No. 3 is phase reference

<sup>‡</sup> read phase shift as tint control is varied




Fig. 9 - Static characteristics test circuit.

### DYNAMIC CHARACTERISTICS TEST PROCEDURE

- 1. The reference subcarrier input (v3) is a 3.58 MHz CW signal from a  $50\Omega$  source.
- 2. The chroma input (v<sub>14</sub>) is a 3.53 MHz CW signal from a  $50\Omega$  source.
- Phase and amplitude at terminal Nos. 1, 3, 6 and 12 are measured with a vector voltmeter (HP8405A or equivalent).
- Signals at terminal Nos. 8, 9, and 10 are measured with an ac voltmeter (HP400E or equivalent) or an oscilloscope.
- Unless otherwise noted the Tint control is at maximum resistance.




Fig. 10 - Dynamic characteristics test circuit.




Fig. 11 - DC voltage at color-difference outputs vs supply voltage.




Fig. 12 - Temperature drift of DC voltage at color-difference outputs.

## **Application Information**

### TYPICAL CHROMA SYSTEM UTILIZING THE CA3066 AND THE CA3067

### CA3066

A typical circuit using the CA3066 is shown in Fig. 13. This circuit is designed for a peak-to-peak chroma input level (v1) of 1.25 volts, a horizontal keying pulse amplitude (V<sub>10</sub>) of +8 peak volts, and a regulated supply votlage (V<sub>12</sub>) of +11.2 volts. The chroma signal should be derived from the 1st or 2<sup>nd</sup> video amplifier and the luminance should be filtered out before the signal is applied to the CA3066 chroma input at terminal No. 1. For proper switching, the horizontal keying pulse (V<sub>10</sub>) should be at least +7.5 peak volts but must not exceed the dc supply voltage level (V12) which should be maintained at the recommended value of +11.2V. The dc supply can be externally regulated or the regulation circuit shown in Fig. 13 may be used. An RCA 2N3053 (or equivalent) transistor in an emitter follower configuration is used as a basic regulator in the circuits shown in Figs. 13 or 17. The zener diodes (connected to terminal No. 6 in the CA3066 or terminal No. 4 in the CA3067) are intended as reference-voltage sources for this circuit and may be used separately.

If either the CA3066 or CA3067 can be separately removed from the operating circuit, paralleling the zeners (to establish a regulator reference) is recommended to avoid excessive voltage on the remaining unit. For best voltage tracking and bias stability the zener diode reference element of the CA3066 should be used for the CA3066 supply voltage regulator circuit. The setup adjustments for the circuit of

Fig. 13 are the killer (R<sub>1</sub>), automatic chroma control (R<sub>2</sub>), and oscillator frequency ( $c_x$ ). The chroma gain control is a dc adjustment that controls the color drive level to the demodulator circuit and is normally a front panel adjustment. The killer and ACC adjustments are initial setup controls to optimize performance. The killer control (R<sub>1</sub>) setting adjusts the threshold level at which the chroma bandpass amplifier will be cutoff. This threshold level is normally set at +1.2 V at terminal No. 4. The ACC adjustment (R<sub>2</sub>) controls the oscillator loop gain and sets the ACC threshold level at which the chroma output signal ceases to increase linearly with increases in the chroma-input-signal level. When R<sub>2</sub> is properly adjusted, the voltage at terminal No. 2 is +0.6 to +0.7 volts (normally set at +0.65 volts).

The L<sub>1</sub> coil in Fig. 13 has two slugs, one for setting the frequency and another which serves as a Q "spoiler." In this way it is possible to control the tilt of the chroma bandpass frequency response and to compensate for overall-system phase errors. Coils L<sub>1</sub> and L<sub>2</sub> are single-tuned; the transformer T<sub>1</sub> is fix-tuned. The secondary of T<sub>1</sub> provides the reverse phase signal to neutralize the 3.58 MHz crystal and, with the series 12 pF capacitor, provides the correct compensation to terminal No. 7. An adjustable trimmer capacitor in series with the crystal is set for a free-running frequency of 3.579545 MHz ±10 Hz and will, for the typical circuit shown, stay within a nominal drift variation of 30 Hz during warm up.




Fig. 13 - CA3066 chroma amplifier-oscillator circuit.

92CM-17506

CA3066, CA3067 — File No. 466

System performance curves for the CA3066 are shown in Fig. 14. The chroma and oscillator outputs and the killer and ACC reference voltage are plotted as a function of the input *chroma signal*. Because the killer threshold is a function of the killer reference voltage, a typical curve for the threshold variation is shown in Fig. 15. This curve was generated for

various settings of  $R_1$  (killer reference points) with no signal applied to terminal No. 1. At each setting a signal was applied and reduced in magnitude until the bandpass amplifier was cutoff by the killer amplifier. Oscilloscope photographs of the terminal voltage signals and frequency response curves are shown in Fig. 16.




Fig. 14 - Typical chroma system parameters vs NTSC chroma input signal for CA3066.





Fig. 15 - Typical killer threshold of chroma input vs killer reference voltage (V4) using NTSC signal.


Fig. 16 a thru 16 k



(a) Terminal No. 1.


One horizontal line

1.25  $v_{p-p}$  of NTSC signal at chroma input ( $v_1 = 1.25 v_{p-p}$ ).




(b) Terminal No. 16. One horizontal line


 $0.2 v_{p-p}$  of chroma amplifier output  $(v_1 = 1.25 v_{p-p})$ .




(c) Terminal No. 13. One horizontal line 1.0  $v_{p-p}$  bandpass amplifier output ( $v_1 = 1.25 v_{p-p}$ ).




(d) Terminal No. 14. One horizontal line 1.0  $v_{p-p}$  of chroma output ( $v_1 = 1.25 \ v_{p-p}$ ).




(e) Terminal No. 11. One horizontal line 2.3  $v_{p-p}$  of separated burst ( $v_1 = 1.25 \ v_{p-p}$ ).




(f) Terminal No. 8. One horizontal line 1.2  $v_{p-p}$  of oscillator output with no input signal (v<sub>1</sub> = 0).




(g) Terminal No. 8. One horizontal line 2.5  $v_{p-p}$  of oscillator output ( $v_1 = 1.25 v_{p-p}$ ).



(h) Terminal No. 16. Frequency response sweep 0.5 MHz/horizontal division peak response at 4.08 MHz (Terminal No. 4 connected through 24  $\,k\,\Omega$  to +11.2V).



(i) Terminal No. 13. Frequency response sweep 0.5 MHz/horizontal division (terminal No. 4 connected through 24  $k\Omega$  to +11.2V).



### (i) Terminal No. 14.

Frequency response sweep 0.5 MHz/horizontal division (terminal No. 4 connected through 24 k $\Omega$  to +11.2V).

### (k) Terminal No. 11.

Frequency response sweep 0.5 MHz/horizontal division Terminal No. 4 connected through 24 k  $\Omega$  to +11.2V Terminal No. 7 connected through 4.7 k  $\Omega$  to +11.2V Terminal No. 10 connected through 10 k $\Omega$  to +11.2V

## CA3067

The Tint Amplifier-Demodulator, CA3067 is shown in Fig. 17. The oscillator output from Terminal No. 8 of the CA3066 is buffer-connected through a 4.7 K $\Omega$  resistor to the reference subcarrier input, Terminal No. 3. The chroma output from the CA3066, available on Terminal No. 14, is connected through a series tuned circuit consisting of a 150 pF capacitor, a 560 $\Omega$  resistor, and a 47  $\mu$ H coil to terminal Nos. 14 and 15. Terminal Nos. 14 and 15 are biased through an interconnected choke network to provide a balanced bias to the chroma demodulator drivers Q13 and Q14. If desired, the phase polarity of the output of the CA3067 circuit can be reversed by reversing the input connections at terminal Nos. 14 and 15. The regulated 11.2 V dc supply voltage for the CA3067 is obtained from Terminal No. 12 of the CA3066.




Fig. 17 - CA3067 tint control-chroma demodulator circuit.

92CM-17507

In Table I the amplitude and phase values are given with the 0° phase reference at terminal No. 3 and the tint amplifier adjusted to a B-Y signal reference which can be recognized by the waveform on terminal No. 8. Typical terminal voltage values are given for the CA3066 and CA3067 in Table II.

TABLE I — Typical Voltage and Phase Relationships for the CA3067 Tint-Control Amplifier.

TERMINAL NO.	AC VOLTAGE-mv	PHASE ANGLE
3	70	0 <sub>o</sub>
1	200	– 93°
6	1.5	- 67 <sup>0</sup>
12	2.5	-143 <sup>0</sup>

Reference Condition:

Tint control centered on B-Y phase at terminal No. 8.

TABLE II — Typical DC Terminal Voltages with no Input Signals for CA3066 and CA3067.

TERMINAL NO.	DC VOLTS							
TENVINAL NO.	CA3066	CA3067						
1	1.75	11.2						
2	0.68	3.5						
3	2.8	2.1						
4	1.25	11.9						
5	0	0						
6	11.9	5.7						
7	1.4	5.0						
8	2.2	5.0						
9	1.9	5.0						
10	0	5.0						
11	11.2	5.0						
12	11.2	5.7						
13	11.2	11.2						
14	4.6	3.0						
15	4.4	3.0						
16	11.2	4.8						


The demodulation angles are determined by the phase of the reference subcarrier signals at terminal Nos. 6 and 12. These signals are amplified and applied to the demodulators such that their respective demodulated signals are present at terminal Nos. 8 and 10. The phase shift network from terminal No. 1 resolves the signal into two components that are phase separated by 76°. Relative to the terminal No. 6 phase, which is directly represented by the B-Y phase, the terminal No. 12 phase is shifted 180° and the demodulation

angle at terminal No. 10 is  $180^{\circ}$  minus  $76^{\circ}$  or typically  $104^{\circ}$ . While the output signals at terminals Nos. 8, 9, and 10 are given as B–Y, G–Y, and R–Y respectively, it is obvious that the phase angles as recognized by the waveforms in the oscilloscope photographs of Fig. 18 are not precisely the NTSC standard representation of color difference signals. The latest developments in color TV picture tubes, such as the 18VANP22, require some phase shift for color correction.

Fig. 18 a thru 18 e.



(a) Terminal No. 14.
One horizontal line
0.2 v<sub>D-D</sub> chroma input to demodulator.




(b) Terminal No. 3. One horizontal line 0.25  $v_{D-D}$  oscillator injection input to tint control amplifier.



(c) Terminal No. 8.
One horizontal line
1.0 v<sub>p-p</sub> at B-Y output.



(d) Terminal No. 10. One horizontal line 1.2 v<sub>p-p</sub> at R-Y ouyput.



(e) Terminal No. 9. One horizontal line 0.4 v<sub>p-p</sub> at G-Y output. The tint amplifier of the CA3067 is unique in that all phase shift requirements are satisfied by dc bias control to terminal No. 2. Resistor R1 and capacitor C1 of Fig. 8 provide the basic requirements for a phase shifting of the tint-controlled signal. The reference subcarrier signal at terminal No. 3 is separated  $180^{\rm O}$  by the differential amplifier Q2 and Q3. The output of Q2 is shifted in phase by the R1, C1 time constant. The output of Q3 is directed to a recombination adder junction at the collector of Q4. The tint control determines the Q4 output signal by directing more or less signal to ac ground through diode, D2. The tint-controlled signal is then passed through an amplifier-limiter circuit to terminal No. 1.

The output amplifiers of the CA3067 are very-low-impedance followers that allow for direct coupling to high-level amplifiers. As shown in Figs. 11 and 12, the difference outputs vary linearly with voltage and temperature. Typically, the red and blue difference outputs have a 3-volt peak-to-peak maximum voltage-swing capability with a 5  $k\,\Omega$  load.

### CA3072 Alternate Demodulator Circuit

The circuit shown in Fig. 19 represents an alternate tint amplifier-chroma demodulator. This circuit provides greater

color-difference output levels than the CA3067. When the CA3072-2N3933 demodulator and tint amplifier circuit is used in conjunction with the CA3066, +24 volts should be used to provide the proper V<sup>+</sup> for the CA3072. Both the 2N3053 and 2N3933 are typical of the type of transistors that may be used with the CA3066, CA3067, and CA3072 integrated circuits. For complete data information on the RCA types 2N3053, 2N3933, and CA3072, refer to their respective Technical Bulletins.

### Construction Information

Fig. 20 is a photograph and template of a circuit board layout for the CA3066 and CA3067 combination. Particular information for most of the components is given in Figs. 13 and 17. Special attention must be given to bypassing at terminal Nos. 2 and 15 in the CA3066. Terminal No. 2 requires a high-Q capacitor (0.1  $\mu\text{F})$  in parallel with the 100  $\mu\text{F}$  electrolytic bypass. Terminal No. 15 requires bypassing to the power supply lines for best results. To assure complete cutoff at the minimum chroma-gain-control setting, the power supply side of L2 must be well bypassed to ground, and preferably to a common ground point that also includes the 1500-ohm resistor at terminal No. 14 and the CA3067 terminal No. 15 bypass.




Fig. 19 - CA3072 chroma demodulator with 2N3933 tint control amplifier circuit.




Fig. 20 a - Circuit board layout.







Fig. 20 b - Template for circuit board layout (full size).

## **DIMENSIONAL OUTLINE**





Recommended Mounting-Hole Dimensions and Spacings.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.




## **Linear Integrated Circuits**

Monolithic Silicon

## **Preliminary Data**

**CA3121E** 



## TV Chroma Amplifier/Demodulator

Provides Complete System for Processing Chroma When Used with RCA-CA3070

### Features:

- Excellent linearity in dc chroma gain-controlled circuit
- Improved filtering reduces 7.2 MHz output from the color demodulators
- Current limiting for short-circuit protection
- Good tolerance to B+ supply variations
- Good temperature coefficient stability

RCA-CA3121E is a monolithic silicon integrated circuit chroma amplifier/demodulator with ACC and killer control for color-TV receivers. It is designed to function compatibly with the CA3070 in a two-chip chroma system.

## Typical Static Characteristics at T<sub>A</sub> = 25°C


Supply Current .														40 mA
(Measured with vol	tage	e su	ppl	y sv	vitc	h se	et fo	or 1	00	Ωt	0 +2	27 ۱	<b>/</b> )	
Voltage at Pin 9 .														14.3 V
Voltage at Pin 11														14.3 V
Voltage at Pin 13											٠			14.3 V

## Typical Dynamic Characteristics at $T_A = 25^{\circ} C$ and B-Y Output = 2.0 V RMS

Sensitivity of Chroma I	npı	υt							10 mV <sub>RMS</sub>
Sensitivity of Amplifier	No	5.2	Inp	ut (	(Pin	4)			50 mV <sub>RMS</sub>
Relative R-Y Output									1.52 V <sub>RMS</sub>
Relative G-Y Output									0.4 V <sub>RMS</sub>
R-Y Referenced to B-Y									106 <sup>o</sup> C
G-Y Referenced to B-Y									256 <sup>o</sup> C


## Maximum Ratings at T<sub>A</sub> = 25°C

Supply Voltage												30 V
Device Dissipation:												
Up to T <sub>A</sub> = 70 <sup>0</sup> C												
Above T <sub>A</sub> = 70 <sup>o</sup> C								dera	ite I	inearl	y 7.	7 mW/ <sup>o</sup> C
Operating Temperature	Ra	nge	٠.							-5	ō to	+ 125 <sup>0</sup> C
Storage Temperature R	anç	je								-6	5 to	+ 150°C
Lead Temperature (Du	ring	, So	lde	ring	)							
At distance 1/16" ±	1/3	32′′	(1	.59	± o	.79	mr	n)				
from case for 10 s m	ıax											+ 265°C



CA3121E Chroma amplifier/demodulator

## **DIMENSIONAL OUTLINE** 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC



SYMBOL	INCHES		NOTE	MILLI	MILLIMETERS					
SYMBUL	MIN.	MAX.	NOIE	MIN.	MAX.					
Α	0.155	0.200		3.94	5.08					
Α1	0.020	0.050		0.51	1.27					
В	0.014	0.020		0.356	0.508					
В <sub>1</sub>	0.035	0.065	)	0.89	1.65					
С	0.008	●0.012		0.204	0.304					
D	0.745	0.785	ĺ	18.93	19.93					
E	0.300	0.325		7.62	8.25					
E <sub>1</sub>	0.240	0.260	ļ	6.10	6.60					
e <sub>1</sub>	0.1	00 TP	2	2.54 TP						
e <sub>A</sub>	0.3	00 TP	2, 3	7.6	2 TP					
L	0.125	0.150		3.18	3.81					
L <sub>2</sub>	0.000	0.030		0.000	0.76					
а	0°	15 <sup>0</sup>	4	0°	15 <sup>0</sup>					
N		16	5		16					
N <sub>1</sub>	0		6		0					
01	0.040	0.075		1.02	1.90					
s	0.015	0.060		0.39	1.52					
		1			1.5					

### NOTES:


- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions. 6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the max thickness (narrow portion) will not exceed 0.013".



## **Linear Integrated Circuits**

Monolithic Silicon

CA3070, CA3071 CA3072



## **Television Chroma System**

## SYSTEM FEATURES

### CA3070

- Voltage Controlled Oscillator
- Keyed APC & ACC Detectors
- DC Hue Control
- Shunt Regulator

## CA3071

- ACC Controlled Chroma Amplifier
- DC Chroma Gain Control
- Color Killer
- Amplifier Short-Circuit Protection

## CA3072

- Synchronous Detector with Color Difference Matrix
- Emitter-Follower Output Amplifiers with Short-Circuit Protection




Fig. 1 - Simplified block diagram of TV chroma system.

# **CA3070 Chroma Signal Processor**




Fig. 2 - Functional diagram of RCA-CA3070.

The CA3070 is a complete subcarrier regeneration system with automatic phase control applied to the oscillator. An amplified chroma signal from the CA3071 is applied to terminals No. 13 and No. 14, which are the automatic phase control (APC) and the automatic chroma control (ACC) inputs. APC and ACC detection is keyed by the horizontal pulse which also inhibits the oscillator output amplifier during the burst interval.

The ACC system uses a synchronous detector to develop a correction voltage at the differential output terminal Nos. 15 & 16. This control signal is applied to the input terminal Nos. 1 & 14 of the CA3071. The APC system also uses a synchronous detector. The APC error voltage is internally coupled to the 3.58 MHz oscillator at balance; the phase of the signal at terminal No. 13 is in quadrature with the oscillator.

To accomplish phasing requirements, an RC phase shift network is used between the chroma input and terminal Nos. 13 and 14. The feedback loop of the oscillator is from terminal Nos. 7 and 8 back to No. 6. The same oscillator

signal is available at terminal Nos. 7 and 8, but the dc output of the APC detector controls the relative signal levels at terminal Nos. 7 or 8. Because the output at terminal No. 8 is shifted in phase compared to the output at terminal No. 7, which is applied directly to the crystal circuit, control of the relative amplitudes at terminal Nos. 7 and 8 alters the phase in the feedback loop, thereby changing the frequency of the crystal oscillator. Balance adjustments of dc offsets are provided to establish an initial no-signal offset control in the ACC output, and a no-signal, on-frequency adjustment through the APC detector-amplifier circuit which controls the oscillator frequency. The oscillator output stage is differentially controlled at terminal Nos. 2 and 3 by the hue control input to terminal No. 1. The hue phase shift is accomplished by the external R, L, and C components that couple the oscillator output to the demodulator input terminals. The CA3070 includes a shunt regulator to establish a 12-volt dc supply.

# MAXIMUM RATINGS, Absolute Maximum-Values at $T_A = 25^{\circ}C$

DC Supply Voltage and CurrentSee Charts B	elow
Device Dissipation:	
Up to $T_A = +70^{\circ}C$ 530	mW
Above $T_A = +70^{\circ}C$ Derate Linearly at 6.7 mV	v/°C
Ambient Temperature Range:	
Operating40 to +85	°C
Storage	°C
Lead Temperature (During Soldering):	
At distance 1/32 in. (3.17 mm) from seating plane	
for 10 s max +265	°C

▲ With respect to terminal No.5 and with terminal No. 10 connected through 470Ω to +24 V.
N1 Regulated voltage at terminal No. 10.

N2 Controlled by max. input current.

N3 Limited by dissipation.

# Maximum Voltage and Current Ratings at $T_A = +25^{\circ}C$

	Voltage≜					
Terminal	Min.	Max.				
No.	Volts	Volts				
1	0	*				
2	0	+16				
3	0	+16				
4	-5	N2				
6	_	_				
7	_					
8		_				
10	0	N3				
11	0	N1				
12	0	N1				
13	0	N1				
14	0	N1				
15	0	+16				
16	0	+16				

Current					
Terminal No.	l <sub>I</sub> mA	I <sub>O</sub> mA			
1	20	1			
2	-	-			
3	_	-			
4	20	1			
10	N3	1			
11	-	-			
12	_	-			
13	20	1			
14	20	1			




Fig. 3 - Schematic diagram CA3070.

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^{\circ}C$  and  $V^+ = +24 V$  unless otherwise specified

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS CA3070		UNITS	TEST CIRCUITS	
			MIN.	TYP.	MAX.		FIG.
Static Characteristics							
Voltage: Hue Control	V <sub>1</sub>	Switch in position 2	6.9	7.7	8.6		4c
Oscillator Input	٧6		_	2.8			
APC Input	V <sub>13</sub>		_	6.5		lv	4a
Regulator	V <sub>10</sub>	V <sup>+</sup> = 21 V	11	12.3	13.5		
Regulator Change	V <sub>10</sub>	V <sup>+</sup> = 27 V	-0.2	_	+0.2		
Horizontal Key Input	V4	$I_4 = -10 \mu\text{A}$	5	-	-		
Currents: Oscillator Output	12		_	5.8	-	mA	4c
APC Output	111, 112		-	1.45		'''A	4b
ACC Output	l <sub>15</sub> , l <sub>16</sub>		-	1.45			
Dynamic Characteristics							
Oscillator Outputs:							
Terminal No. 2	V <sub>2</sub>	S <sub>1</sub> in position 1	0.75	1.0	_		5
Terminal No. 3	٧3	S <sub>1</sub> in position 2	0.75	1.0	_	v <sub>p-p</sub>	
ACC Detected Output	V <sub>16</sub> -V <sub>15</sub>	S <sub>1</sub> in position 1	115	150	_	mV	5
Oscillator Pull-In Range	normal .		-	±400	_	Hz	5





Fig. 4 — Static characteristics test circuits.



NOTES:

- I. ALL RESISTANCES IN OHMS.
- 2. UNLESS OTHERWISE SPECIFIED ALL CAPACITANCES ARE IN MICROFARADS,
- 3. v<sub>2</sub> & v<sub>3</sub> MEAS'D WITH LOW-CAPACITY SCOPE . PROBE ≤ 20 pF.

92CM-17578RI

Fig. 5 - CA3070 Dynamic test circuit.

## **Dynamic Test Initial Adjustments**

- APC ADJUST: With S2 in "OFF" position adjust the "APC ADJ" potentiometer to set oscillator frequency at 3.579545 MHz ±25 Hz. With S1 in position 1 measure frequency at terminal No. 2 output, using crystal probe shown in Fig. 6.
- ACC ADJUST: With S2 in "OFF" position adjust "ACC ADJ" potentiometer to give an ACC output reading of 0±2 mV.

# CRYSTAL (3.579545 MHz) 18 kΩ Cp 3-26 pF 51 Ω BALLANTINE 314 AMPL 9255-17579

## Procedure to Pull-in Range Measurement

- 1. Set S1 in position 1 and connect the crystal probe to terminal No. 2.
- 2. Turn S2 to "OFF" and set "APC ADJ." arm to ground.
- Turn S2 to "ON" and gradually adjust "APC ADJ" until oscillator "locks" as witnessed by a sharp increase in ACC output voltage between terminal Nos. 15 and 16.
- 4. Turn S2 to "OFF" and adjust capacitor Cp of crystal probe for maximum deflection on Ballantine Meter.
- Switch Ballantine meter to "Amplifier" position and read oscillator frequency on counter.
- Repeat steps 2 5 with "APC ADJ" arm set to terminal No. 10 instead of to ground.

Fig. 6 - Crystal probe for frequency measurements.

# **CA3071 Chroma Amplifier**




Fig. 7 - Functional diagram of RCA-CA3071.

The CA3071 is a combined two-stage chroma amplifier and functional control circuit. The input signal is received from the video amplifier and applied to terminal No. 2 of the input amplifier stage. The first amplifier stage is part of the ACC system and is controlled by differential adjustment from the ACC input terminal Nos. 1 and 14. The output of the 1st amplifier is directed to terminal No. 6 from where the signal may be applied to the ACC detection system of the CA3070 or an equivalent circuit. The output at terminal No. 6 is also applied to terminal No. 7 which is the input to the 2nd amplifier stage. Another output of the 1st amplifier at terminal No. 13 is directed to the killer adjustment circuit.

The dc voltage level at terminal No. 13 rises as the ACC differential voltage decreases with a reduction in the burst amplitude. At a pre-set condition determined by the killer adjustment resistor the killer circuit is activated and causes the 2nd chroma amplifier stage to be cut off. The 2nd chroma amplifier stage is also gain controlled by the adjustment of dc voltage at terminal No. 10. The output of the 2nd chroma amplifier stage is available at terminal No. 9. The typical output termination circuit that is shown, provides differential chroma drive signal to the demodulator circuit. Both amplifier outputs utilize emitter-followers with short-circuit protection.

## MAXIMUM RATINGS, Absolute Maximum-Values at $T_A = 25^{\circ}C$

DC Supply Voltage (Terminal 8		
to Terminal 4)	30	VDC
Device Dissipation:		
Up to $T_A = +70^{\circ}C$	530	mW
Above $T_A = +70^{\circ}C$ Derate I	Linearly at 6.7	mW/°C
Ambient Temperature Range:		
Operating	-40 to +85	°c
Storage	-65 to +150	°C
Lead Temperature (During Soldering):		
At distance 1/32 in (3.17 mm)		
from seating plane for 10 s max	+265	°C

# Maximum Voltage and Current Ratings @ T<sub>A</sub> = +25°C

Current					
Terminal No.	lj mA	I <sub>O</sub> mA			
140.	IIIA	IIIA			
1	5	1.0			
2	5	1.0			
3	10	10			
6	1.0	20			
7	5	1.0			
9	1.0	20			
12	1.0	5			
14	5	1.0			

\* With reference to terminal No. 4 and with +24 V on terminal No. 8 except for the rating given for terminal No. 8.


Voltage						
Terminal	MIN	MAX				
No.	VOLTS	VOLTS				
1	-5	+15				
2	5	+5				
3	0	+2				
6	0	+24				
7	5	+5				
8	0	+30				
9	0	+24				
10	0	+24				
11	0	+24				
12	0	+20				
13	0	+20				

-5

+15


# ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}$ C and $V^+ = +24$ V

		1100, at 1 A - 25- C and	V	24 V			
				LIMIT	s		CURVES
CHARACTERISTICS	SYMBOLS (Measure)			CA3071		UNITS	& TEST CIRCUITS
	( ( ( )		MIN.	TYP.	MAX.		FIG.
Static Characteristics							
Voltages:							
Bias Reference Terminal	V <sub>12</sub>	S <sub>1</sub> Open, S <sub>2</sub> Open		17.3	-		
Ampl. No. 1 Chroma Input	V <sub>2</sub>	S <sub>1</sub> Open, S <sub>2</sub> Open	-	1.75	-		
Ampl. No. 1 Chroma Output Balanced	v <sub>6</sub>	S <sub>1</sub> Open, S <sub>2</sub> Open	-	20	-	v	8
Unbalanced	v <sub>6</sub>	S <sub>1</sub> Open, S <sub>2</sub> Closed	-	13.5	-		
Ampl. No. 2 Chroma Input	V <sub>7</sub>	S <sub>1</sub> Open, S <sub>2</sub> Open	-	1.5	-		
Ampl. No. 2 Chroma Output	V <sub>9</sub>	S <sub>1</sub> Closed, S <sub>2</sub> Open	-	20.6	-		
Supply Current	ŀτ	S <sub>1</sub> Open, S <sub>2</sub> Open	17	24.5	31	mA	
Dynamic Characteristics							
Amplifier No. 1 Voltage Gain	Av1	Eg = 30 mVRMS Measure V6	14	-	-	dB	
Amplifier No. 2 Voltage Gain	A <sub>V2</sub>	V <sub>g</sub> = 1.0 V (RMS) Measure V <sub>7</sub>	-	14	-	dB	9
Max. Chroma Output Voltage	Vg		-	2	-	VRMS	13
10% Chroma Gain Control Reference Voltage	V8-V10	Eg = 50 mV <sub>RMS</sub> , adjust Chroma Gain Control to Change Vg to 10% of Maximum Chroma Output	2.1	3.8	6.8	٧	
Output Voltage, Killer Off	Vg	S <sub>1</sub> in Position 2 E <sub>g</sub> = 50 mV <sub>RMS</sub> , adjust "Killer Adjust" for an abrupt decrease in V <sub>9</sub>	-	-	12	mV RMS	9
Output Voltage, Chroma Off	V <sub>10</sub>	Eg = 50 mV RMS, adjust Chroma control to min. Chroma Output	-	-	12	mV RMS	
Bandwidth:							
Amplifier No. 1	вw			12		MHz	11, 12
Amplifier No. 2		•	-	30	~		
Ampl. No. 1 Input	rjl			2		kΩ	
Impedance	cil		-	4	-	pF	
Ampl. No. 1 Output Impedance	rol		-	85	-	Ω	9
Ampl. No. 2 Input	r¡2		~	2.1		kΩ	] "
Impedance	c <sub>i</sub> 2		-	3.5	-	pF	
Ampl. No. 2 Output	ro2		_	85	_	Ω	



Impedance

Fig. 8 - Static characteristics test circuit-CA3071.



- I. SWITCH SI IN POSITION I UNLESS OTHERWISE NOTED IN TABLE OF DYNAMIC CHARACTERISTICS
- 2. CHROMA GAIN CONTROL SET TO GROUND UNLESS OTHERWISE NOTED IN TABLE OF DYNAMIC CHARACTERISTICS
- 3. ALL RESISTANCES IN OHMS
- 4. ALL CAPACITANCES ARE IN MICROFARADS UNLESS OTHERWISE 92CM-17581

Fig. 9 - Dynamic characteristics circuit-CA3071.




Fig. 10 - Schematic diagram for CA3071.




Fig. 11 — CA3071 Wideband amplifier circuit.




Fig. 12 — Frequency response for wideband amplifier CA3071.




Fig. 13 — Typical CA3071 wideband amplifier linearity

# CA3072 Chroma Demodulator




Fig. 14 - Functional diagram of RCA-CA3072.

The CA3072 has two sets of synchronous detectors with matrix circuits to achieve the R-Y, G-Y, and B-Y color difference output signals. The chroma input signal is applied to terminal Nos. 3 and 4 while the oscillator injection signal is applied to terminal Nos. 6 and 7. The color difference signals, after matrix, have a fixed relationship of amplitude

MAXIMUM RATINGS, Absolute Maximum-Values at TA = 250 C

DC Supply Voltage (Terminal 8 to Terminal 14)	27 V
Reference Input Voltage	5 v <sub>p-p</sub>
Chroma Input Voltage	5 v <sub>p-p</sub>
Device Dissipation:	
Up to T <sub>A</sub> = +70°C	
Above T <sub>A</sub> = +70°C Derate Linearly	v at 6.7 mW/°C
Ambient Temperature Range:	,
Operating	-40 to +85°C
Storage	-65 to +150°C
Lead Temperature (During Soldering):	
At distance 1/32 in (3.17 mm) from seating plane	
for 10 s max	+265°C

Maximum Voltage and Current Ratings at TA = +25°C

Voltage*			С	urren	t
Terminal No.	MIN VOLTS	MAX VOLTS	Terminal No.	l <sub>j</sub> mA	IO mA
3	0	+5	3	_	-
4	0	+5	4	-	-
6	0	+12	6	-	-
7	0	+12	7	-	-
8	0	+27	8	-	~
9	0	+20	9	1.0	20
11	0	+20	11	1.0	20
13	0	+20	13	1.0	20

\*With reference to terminal No. 14 and with the voltage between terminal No. 8 and terminal No. 14 at +24 V except as given in rating for terminal No. 8.

and phase nominally equal dc voltage levels. The outputs of the CA3072 are suitable for driving high level color difference or R, G, B output amplifiers. Emitter-follower output stages used to drive the high level color amplifiers have short-circuit protection.




Fig. 15 - Static characteristics test circuit-CA3072.




Fig. 16 - Dynamic characteristics test circuit for CA3072.

## ELECTRICAL CHARACTERISTICS, at $T_{\Delta} = 25^{\circ}$ C and $V^{+} = +24$ V unless otherwise specified

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS CA3072			UNITS	TEST CIRCUITS
			MIN.	TYP.	MAX.		FIG.
Static Characteristies							
Supply Current With Output Loads	ŀτ	S <sub>1</sub> Closed	16.5	-	26.5	mA	
With No Output Loads		S <sub>1</sub> Open		9			
G-Y, R-Y, B-Y Outputs	V9. V11. V13	S <sub>1</sub> Closed	13.2	14.7	15.8		15
Chroma Inputs	V3, V4	S <sub>1</sub> Open	T -	3.3	-	v	
Reference Subcarrier	V <sub>6</sub> , V <sub>7</sub>	S <sub>1</sub> Open	-	6.2	-		
Dynamic Characteristics		·					
Demodulator Unbalance	V9, V11, V13	V3 = V4 ≈ 0	-	-	0.8	V <sub>p-p</sub>	
Maximum Color Difference	V <sub>13</sub>		8.0	-	-		1
Output Voltage	V11	V3 = V4 = 0.6 Vp.p	5.5	-	-	1	
	Vg		1.2	Œ		v <sub>p-p</sub>	
Chroma Input Sensitivity	٧3	Adi:	_	0.2	0.35	۹۰۹۰	
Relative R-Y Output	V11	Adjust e <sub>c</sub> for 5.0 v <sub>p-p</sub> @ term No. 13 (B-Y)	3.5	-	4.2		
Relative G-Y Output	Vg		0.75	-	1.25	1	
	V9  -  V11						
VDC Difference Between any two Output Terminals	V9  -  V13	e <sub>c</sub> = 0	-	-	0.6	v *	16
any two Output Terminais	IV111 - IV131		1	1	1		
Input Impedance	r <sub>i</sub> 6, 7		-	1.7	-	kΩ	1
Reference Subcarrier Inputs	c <sub>i</sub> 6, 7		-	6	~	рF	1
Input Impedance at	r <sub>i</sub> 3, 4		-	0.95	-	kΩ	
Chroma Inputs	c <sub>i</sub> 3, 4		-	6	-	рF	
	ro9, ro11,		_	1			İ
Output Resistance	r <sub>0</sub> 13		-	180	-	Ω	




Fig. 17 - Schematic diagram for CA3072.

# **Application Information**

# TYPICAL APPLICATION CIRCUIT FOR THE CHROMA SYSTEM

The circuit of Fig. 18 is a complete signal processing system for color TV. The RCA types CA3070, CA3071 and CA3072 monolithic integrated circuits are respectively used as the subcarrier regenerator, chroma amplifier, and chroma demodulator.

The input to the system is the chroma signal which may be taken from the first or second video stage and is coupled into the CA3071 chroma amplifier through a bandpass filter. The outputs from the system are the color difference signals which are intended to drive high level amplifiers. Luminance mixing may be external to the picture tube or, the difference signals may be amplified and applied to the picture tube grid or cathode, where they are internally mixed with the luminance signal.

Other input requirements to the system are the power supply voltage of  $\pm 24$  volts and the horizontal keying pulse. The power supply voltage should be maintained within  $\pm 3$  volts of the recommended value of  $\pm 24$  volts. The total current for the system is approximately 70 milliamperes. The horizontal keying pulse input to the subcarrier regenerator is approximately  $\pm 4$  volts peak and centered on the burst as seen at terminal Nos. 13 and 14 of the CA3070. The pulse width should be maintained as close as possible to the recommended value of  $\pm 4.5$  microseconds.

## **CA3070 Circuit Operation**

The CA3070 circuit as shown in Fig. 3, consists of an oscillator, automatic phase control (APC) detector, automatic chroma control (ACC) detector, gated oscillator output amplifier and a shunt regulator. The shunt regulator provides the necessary bias stability for the 3.579545 MHz oscillator, as well as the bias to all functions of the CA3070 circuit. The regulation voltage is nominally +12 volts as measured at terminal No. 10.




Fig. 18 — Typical chroma system for color-TV receivers utilizing RCA-CA3070, CA3071, and CA3072.

The APC and ACC detectors are synchronous detectors which are keyed by the horizontal input pulse. This form of detection eliminates the need for a burst separator as an individual amplifier stage. When a positive pulse is present at terminal No. 4, the oscillator output is cutoff and the oscillator drive signal is diverted to the APC and ACC detectors, Referring to Fig. 3, the APC detector (Qg & Q10) and the ACC detector (Q5 & Q6) are emitter driven from the oscillator transistor (Q17), when the oscillator output amplifier transistors (Q2 & Q3) are cutoff. The chroma signal is applied to terminal Nos. 13 and 14. There is oscillator current drive to the APC and ACC detectors during the keying interval; burst separation is effectively accomplished by the gating action of the detectors. A further advantage of the keying action is the high gain made possible as a result of the low average current flow of the APC and ACC detectors. High resistor values of 62 kilohms at the detector output terminals provide proper detector bias consistent with the duty factor of the keying pulse. For a wider keying pulse, it is necessary that smaller values of detector load resistors be used.

In the absence of the keying pulse (line period), the resistor, R20, biases the oscillator's output amplifier transistors (Q2 & Q3) on by keeping their emitters at a higher potential than the base bias voltages of Q5, Q6, Q9, and Q10. The 3.58 MHz signal is now present at terminal Nos. 2 & 3. Photographs of oscilloscope traces for one line period at the terminal Nos. 1, 2, and 3 are shown in Fig. 19 The effect of the keying pulse is shown in Fig. 19a, and the cutoff of the oscillator output amplifier is shown in Fig. 19b and 19c.

The oscillator section of the CA3070 consists of the loop formed by Q18 and the emitter driven differential pair, Q13 & Q14. The signal output from terminal Nos. 7 & 8 is coupled through the series tuned crystal circuit back through terminal No. 6 to Q16 & Q17. The collector of Q17 drives the oscillator output amplifier and the APC & ACC detectors. Q<sub>17</sub> is emitter coupled to transistor Q<sub>18</sub>. The oscillator frequency and phase control is accomplished by the differential drive from the APC detector to transistors Q12 & Q15 which control the balance of Q13 & Q14. The resulting phase of the feedback loop is determined by the relative amplitudes of the oscillator output signal at terminal Nos. 7 and 8. The 65 pF capacitor between terminal No. 7 and 8 provides the phase shifting component as the balance of Q13 and Q14 is varied. In this way the APC detector controls the crystal frequency at which the phase shift is cancelled in the feedback loop.

The controls for the CA3070 subcarrier regenerator circuit are the APC balance, the ACC balance, and the hue control. The hue control is a dc balance adjustment of the oscillator output amplifier transistors Q<sub>2</sub> & Q<sub>3</sub>. A phase delay network between the output terminals Nos. 2 & 3 determines the range of the hue control, which for the value shown in Fig. 18, is approximately 90°.

The ACC adjustment sets the initial balance of the ACC drive to the input of the CA3071 in Fig. 18 (terminal Nos. 1 and




Fig. 19(a) - CA3070 terminal No. 1 7.5 V oscillator "gate off" pulse.



Fig. 19(b) - CA3070 terminal No. 2, 3.5  $V_{p-p}$  oscillator output; one horizontal line, (gated off during burst).




Fig. 19(c) - CA3070 terminal No. 3, 2.0  $V_{p-p}$  oscillator output; one horizontal line, (gated off during burst).

14 of the CA3071). The APC is a frequency adjustment of the oscillator through the balance control of the APC detector.

As a setup adjustment, for both the ACC and APC, switch S1 is opened and S2 is closed. The chroma input to the system is removed and the dc voltage at terminal No. 6 of the CA3071 is noted. The switch S2 is then opened and the ACC adjusted to set the voltage at terminal No. 6 to that previously noted. Alternatively, the differential dc voltage at terminal Nos. 15 & 16 of the CA3070 may be set to 0 mV (±2 mV) when S1 and S2 are open, and the CA3071 is removed from the circuit.

With the chroma signal still removed, the APC adjustment sets the frequency of the oscillator to 3.579545 MHz. Due to the gated off interval, a counter will not accurately record the frequency at the oscillator output amplifier terminals. Two simple and accurate methods are as follows: (1) a buffered crystal filter circuit, connected to the oscillator output amplifier terminals will continue to ring and fill the gated off window providing the proper interface to a counter; (2) the other method involves monitoring the demodulated output at the color difference output terminals

of the CA3072. A zero beat signal, at the color difference outputs may be seen on an oscilloscope.

When these adjustments are made, similar oscilloscope traces should be seen as shown in Fig. 20.




Fig. 20(a) - CA3070 terminal No. 6, oscillator waveform 1.1  $V_{D^*D}$  3.58 MHz.




Fig. 20(b) - CA3070 terminal No. 7, oscillator waveform 1.4  $V_{D\text{-}D}$  3.58 MHz.



Fig. 20(c) - CA3070 terminal No. 8, oscillator waveform 1.6  $V_{p-p}$  3.58 MHz.

## **CA3071 CIRCUIT OPERATION**

The CA3071 is the basic amplifier and control circuit of the chroma system. It contains the gain control functions of the ACC loop, the color killer, and the dc chroma gain control. The CA3071 is a wide band amplifier having two stages of voltage gain. Curves of frequency-response and linearity are shown in Figs. 12 & 13 for the wideband circuits shown in Fig. 11. This is the same basic amplifier as the one in the system shown in Fig. 18 except for the omission of the tuned circuits and the ACC loop connection. The amplifiers have bandwidths of greater than 10 MHz. and are usable well beyond 30 MHz. The signal swing of the wide band amplifier is in excess of 5 V<sub>p-p-</sub>, even with the typical load coupling as shown in Fig. 18. Fig. 21 (a, b and c) show the oscilloscope traces for an NTSC signal at the chroma input. The overall frequency-response curves are shown in Fig. 22.

CA3071 operation is as follows (Refer to Figs. 10 & 18). The input chroma signal is applied to terminal No. 2. This signal is amplified in a cascode differential circuit from  $\Omega_{10}$  to  $\Omega_{12}$ 




Fig. 21(a) - CA3071 chroma input 1.25  $V_{p-p}$ ; one horizontal line of NTSC input signal.




Fig. 21(b) - CA3071 terminal No. 6, amplifier No. 1 chroma output 2.3  $V_{p-p}$ ; one horizontal line for 1.25  $V_{p-p}$  chroma input




Fig. 21(c) - CA3071 terminal No. 9, amplifier No. 2 chroma output 5.5  $V_{p-p}$ ; one horizontal line for 1.25 $V_{p-p}$  chroma input 3.58 MHz




Fig. 22(a) - Frequency response sweep curve between terminal Nos. 2 & 6 for CA3071. f = 250 KHz/div.




Fig. 22(b) - Frequency response sweep curve between terminal No. 2 of CA3071 and terminal No. 3 of CA3072. f = 250 KHz/div.

and the output is an emitter follower, Q<sub>14</sub> (Terminal No. 6.) The signal is divided in the Qg & Q<sub>12</sub> differential amplifier, depending on the applied ACC error signal amplitude at terminal Nos. 1 & 14. The ACC error signal is derived from terminal Nos. 15 & 16 of the CA3070 and after filtering, is applied to terminal Nos. 1 & 14 of the CA3071.

At low signal drive, the 390 kilohm resistor at switch S1 (normally closed) unbalances the differential amplifier for high signal gain through Q12. As the burst level at the chroma input increases, the ACC drive changes differentially in a positive direction at terminal No. 14 and a negative direction at terminal No. 1. At strong signal levels the gain is reduced by diverting the balance of ac current in the differential amplifier from Q12 to Q9, which is shunted to ac ground at terminal Nos. 12 and 13. The ACC loop is completed through the chroma signal at terminal No. 6 of the CA3071 to terminal No. 14 (input) of the CA3070. A typical ACC characteristic is shown in Fig. 23.

The chroma signal is buffer connected from terminal No. 6 to terminal No. 7 of the CA3071 and is amplified in the 2nd




Fig. 23 - Typical ACC characteristics for chroma system of Fig. 18

stage of voltage gain. Both the color killer adjustment and the dc chroma gain control are applied to the 2nd stage to control the chroma output at terminal No. 9. The color killer section of the CA3071 is a Schmitt trigger & amplifier circuit consisting of transistors  $\mathbf{Q}_1$ ,  $\mathbf{Q}_2$  and  $\mathbf{Q}_3$ . Under maximum chroma output conditions, the diode  $\mathbf{D}_2$  is reversed biased, and the signal path is through  $\mathbf{Q}_{15}$ ,  $\mathbf{Q}_4$  and  $\mathbf{Q}_5$  to terminal No. 9. When the color killer circuit is actuated, or the chroma gain control is adjusted to a higher positive voltage at terminal No. 10, the anode voltage of diode  $\mathbf{D}_2$  is increased to draw current from the signal path at the emitter of  $\mathbf{Q}_4$ . This decreases the chroma gain as the potential at terminal No. 10 is increased. When the potential at terminal No. 10 is sthe same as terminal No. 8, the chroma output at terminal 9 is cutoff.

The color killer circuit provides an abrupt voltage swing at the anode of D<sub>2</sub> to cutoff the chroma output when the Schmitt trigger circuit is forward biased at terminal No. 13. In the circuit of Fig. 18, the color killer adjustment is a resistance divider circuit which establishes the threshold of burst level at which the killer operates the chroma amplifier.

#### **CA3072 CIRCUIT OPERATION**

The CA3072 is a chroma demodulator having full color difference signal demodulation capability. The chroma signal is applied to terminal Nos. 3 & 4 and the reference subcarrier signal is applied to terminals Nos. 6 & 7 of the CA3072. The output color difference signals are B-Y at terminal No. 13, R-Y at terminal No. 11, and G-Y at terminal No. 9. The typical level of differential chroma drive required at terminal Nos. 3 & 4 is 400 mV<sub>D-D</sub>. The amplitude of chroma at terminal No. 6 & 7 is approximately 1.0 volt at 104° relative phase difference which results in a B-Y output amplitude of 5Vp-p. The voltages of the R-Y & G-Y outputs are at 3.8 and 1.0 V<sub>D-D</sub> respectively, when there is 5V<sub>D-D</sub> output at B-Y. These comparative signals are based upon a complete phase rotation of the chroma relative to the subcarrier signal reference. The relative demodulation phase and amplitude ratios of the Fig. 18 circuit are shown in the oscilloscope trace photographs of Fig. 24. Using the hue control setting for B-Y phase at the B-Y output, the G-Y color-difference signal is approximately -104° and the R-Y color-difference signal is approximately +106°. Since the amplitude ratios are a function of the applied signal phase relationship, the NTSC color difference output signals are shown here primarily for phase reference conditions.



Fig. 24(a) - CA3072 - terminal No. 3 or 4, chroma input signal, 220 mV $_{\rm D-D}$ , one horizontal line




Fig. 24(b) - CA3072 - terminal No. 6 or 7, reference subcarrier 1.2 V<sub>D-p</sub>,one horizontal line




Fig. 24(c) - CA3072 terminal No. 13, 4.8  $v_{p-p}$  B-Y output, one horizontal line



Fig. 24(d) - CA3072 - terminal No. 9, 1.2  $v_{p-p}$  G-Y output, one horizontal line






Fig. 24(e) - CA3072 - terminal No. 11, 5.2  $v_{p-p}$  R-Y output one horizontal line

## **CHROMA SYSTEM CONSTRUCTION**

Fig. 25 shows the complete CA3070, CA3071 and CA3072 chroma system in the Fig. 18 circuit. Table I lists the dc terminal voltages for the system. The chroma gain and hue controls, as well as the switches S1 and S2 are removed. The template circuit board layout is also shown for duplication purposes. It should be noted that a few component values are modified in Fig. 18 from the dynamic circuit values of the data sheet. These are necessary for system matching and overall filter requirements.





(b) - Printed circuit board template (same size).


TABLE 1 TYPICAL CHROMA SYSTEM TERMINAL

## DC VOLTAGES (NO SIGNAL INPUT)

	DC VOL		
TERMINAL No.	CA3070 CA3071		CA3072
1	7.6	7.3	_
2	11.5	1.7	-
3	11.5	_	3.3
4	-1.7	0	3.3
5	0	-	-
6	2.8	11.4	5.9
7	11.2	1.4	5.9
8	11.2	23.0	24.0
9	-	VARIABLE	14.7
10	12.0	VARIABLE	_
11	7.8	VARIABLE	14.7
12	7.8	15.0	-
13	6.7	VARIABLE	14.7
14	6.7	7.1	0
15	7.3	_	_
16	7.1	_	-

## **DIMENSIONAL OUTLINES**

# **DUAL-IN-LINE PLASTIC PACKAGE**



92\$\$-4286R1 14-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AB

SYMBOL	INC	HES	Lucas	MILLIM	ETERS
SIMBUL	MIN	MAX	NOTE	MIN	MAX
A	.155	.200		3.94	5.08
Aı	.020	.050	1	.51	1.27
В	014	020		.356	.508
В	.050	.065	1	1,27	1.65
C	.008	.012		. 204	.304
D	.745	.770	1	18.93	19.55
E	.300	325		7.62	8.25
Εl	. 240	. 260	1	6.10	6.60
•1	. 100	TP	2	2.54	TP
e.	. 300	TP	2, 3	7.62	TP
L	.125	. 150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
а	00	150	4	00	150
N	1	4	5	14	
N	l	0	6	0	
O <sub>1</sub>	.040	.075		1.02	1.90
S	.065	.090	1	1.66	2.28

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. e applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads

# 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC

£V11001	INC	HES	I	MILLIMETERS		
SYMBOL	MIN	MAX	NOTE	MIN	MAX	
A	.155	. 200		3.94	5.08	
A	.020	.050	1	.51	1.27	
В	.014	.020		.356	. 508	
В	.035	.065	1	.89	1.65	
Č	.008	.012		.204	.304	
D	.745	.785	1	18.93	19.93	
E	. 300	.325		7.62	8.25	
Εį	. 240	. 260	1	6.10	6.60	
•1	. 100	TP	2	2.54 TP		
°Å	.300	TP	2, 3	7.62 TP		
Ĺ	. 125	.150		3.18	3.81	
L <sub>2</sub>	.000	.030		.000	.76	
а	00	150	4	Do	150	
N	16		5	1	6	
N <sub>3</sub>	0		6		)	
Q <sub>1</sub>	.040	.075		1.02	1.90	
5	.015	.060	i i	.39	1.52	

## NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- 2. Leads within .005" (.12 mm) radius of True Position (TP) ot gauge
- plane with maximum material condition and unit installed.
- 3.  $\mathbf{e}_{\mathbf{A}}$  applies in zone  $\mathbf{L}_2$  when unit installed.
- 4. α applies to spread leads prior to installation 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.




# **Linear Integrated Circuits**

Monolithic Silicon

# **CA3120E**

# **Preliminary Data**



# TV Signal Processor ("Jungle Circuit")

## Features:


- High-impedance input
- Low-impedance sync outputs
- Strobed AGC detector
- Controlled system for IF AGC
- Delayed bias for rf stages using MOS/FET or bipolar transistors
- Sync and AGC noise immunity
- Choice of external time constants in the sync separator/amplifier circuit

RCA-CA3120E is a monolithic silicon integrated circuit incorporating a sync separator, noise inverter, AGC comparator, and versatile RF AGC delay amplifier for use in color or monochrome receivers.


#### 

# Typical Characteristics at $T_A = 25^{\circ}C$


(For Supply Voltage = 24 V and Horizontal Pulse of 7 V p-p)	
Video Input Level	2-4 V p-p
Sync Tip Level (AGC Threshold)	
Noise Inverter Threshold Voltage at Input	3.5 V dc
Sync Output Voltages	22 V p-p



Relative AGC Output Voltage for IF and Tuner (Pin 11 Sweep)



# **DIMENSIONAL OUTLINE** 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC



SYMBOL	INC	HES	NOTE	MILLIN	METERS
SAMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050	İ	0.51	1.27
В	0.014	0.020		0.356	0.508
В1	0.035	0.065	1	0.89	1.65
С	0.008	●0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
Εį	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.1	00 TP	2	2.54 TP	
e <sub>A</sub>	0.3	00 TP	2, 3	7.62	? TP
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030	ļ	0.000	0.76
а	00	15 <sup>0</sup>	4	0°	15 <sup>0</sup>
N		16	5		16
N <sub>1</sub>		0	6		0
Ω1	0.040	0.075		1.02	1.90
s	0.015	0.060		0.39	1.52

#### NOTES:

- 1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed
- applies in zone L<sub>2</sub> when unit installed.
   a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the max thickness (narrow portion) will not exceed 0.013".

# **IC** Arrays



# **Linear Integrated Circuits**

CA3019

# DIODE ARRAY

One Diode "Quad" and Two Isolated Diodes on a Common Substrate

Monolithic Silicon

The CA3019 consists of one Diode "Quad" and two Isolated Diodes on a Common Substrate.

- Designed for use in Telemetry, Data-Processing, Instrumentation, and Communication Equipment
- Built-in Temperature Stability for Operation from -55°C to +125°C
- 10-Terminal TO-5 Package
- Hermetically Sealed
- Companion Application Note, ICAN-5299 "Application of the RCA CA3019 Integrated-Circuit Diode Array"



10-Pin TO-5


# **HIGHLIGHTS**


- Excellent Diode Match
- Low Leakage Current
- Low Pedestal Voltage when Gating

# **APPLICATIONS**

- Modulator
- Mixer
- Balanced Modulator
- Analog Switch
- Diode Gate for Chopper-Modulator Applications

DIMENSIONAL OUTLINE





\* Connect to most negative circuit potential.

Fig.1 - Schematic Diagram for CA3019.

## ABSOLUTE-MAXIMUM RATINGS:

DISSIPATION:

Any one diode unit . . . . . . 20 max. mW

Total for device . . . . . . . . . . . . . mW

TEMPERATURE RANGE:

VOLTAGE: See Table Below

# Absolute-Maximum Voltage Limits at $T_A = 25^{\circ}C$

TERMINAL	VOLTAGE	LIMITS	CONDI	TIONS		
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
1	-3	+ 12	7	-6		
2	-3	+ 12	7	-6		
3	-3	+ 12	7	-6		
4	-3	+ 12	7	-6		
5	-3	+ 12	7	-6		
6	-3	+ 12	7	-6		
7	-18	0	1, 2, 3, 6, 8	0		
8	-3	+ 12	7	-6		
9	-3	+ 12	7	-6		
10	NO CONNECTION					
CASE	INTERNALLY CONNECTED TO TERMINAL 7  DO NOT GROUND					

# ELECTRICAL CHARACTERISTICS, at an Ambient Temperature, T<sub>A</sub>, of 25°C CHARACTERISTICS APPLY FOR EACH DIODE UNIT, UNLESS OTHERWISE SPECIFIED.

		TEST	vi.	LIMITS TYPE CA3019				TYPICAL CHARAC-	
CHARACTERISTICS	SYMBOLS	CIRCUITS	SPECIAL TEST CONDITIONS					TERISTICS CURVES	
		Fig.		Min.	Typ.	Max.	Units	Fig.	
DC Forward Voltage Drop	٧F	•	DC Forward Current (IF) = 1 mA	-	0.73	0.78	٧	2	
DC Reverse Breakdown Voltage	V(BR)R	-	DC Reverse Current (IR) = -10 $\mu$ A	4	6	-	٧	-	
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V(BR)R	-	DC Reverse Current ( $I_R$ ) = -10 $\mu$ A	25	80	-	٧	-	
DC Reverse (Leakage) Current	IR	٠.	DC Reverse Voltage (V <sub>R</sub> ) = -4 V	-	0.0055	10	$\mu$ A	3	
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I <sub>R</sub>	-	DC Reverse Voltage (V <sub>R</sub> ) = -4 V	-	0.010	10	μ <b>Α</b>	•	
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V <sub>F1</sub> - V <sub>F2</sub>	-	DC Forward Current (IF) = 1 mA	_	1	5	mV		
Single Diode Capacitance	CD	-	Frequency (f) = 1 MHz DC Reverse Voltage (V <sub>R</sub> ) = -2 V	-	1.8	-	pF	4	
Diode Quad-to-Substrate Capacitance	C <sub>DQ-I</sub>		Frequency (f) = 1 MHz DC Reverse Voltage (V <sub>R</sub> ) between Terminal 2,5,6, or 8 of Diode Quad and Terminal 7 (Substrate) = -2 V						
			Terminal 2 or 6 to Terminal 7	•	4.4		pF	5	
			Terminal 5 or 8 to Terminal 7	-	2.7	-	pF	6	
Series Gate Switching Pedestal Voltage	٧S	7	7	•	10	<u>-</u>	mV	-	

# TYPICAL CHARACTERISTICS




Fig.2 - DC Forward Voltage Drop (any Diode) vs Temperature for CA3019.




Fig.3 - Reverse (Leakage) Current (any Diode) vs Temperature for CA3019.

## TYPICAL CHARACTERISTICS




Fig.4 - Diode Capacitance (any Diode) vs Reverse Voltage for CA3019.




Fig.5 - Diode Quad-to-Substrate Capacitance vs Reverse Voltage for CA3019.




Fig.6 - Diode Quad-to-Substrate Capacitance vs Reverse Voltage for CA3019.




Fig.7 - Series Gate Switching Test Setup for CA3019.



# **Linear Integrated Circuits**

CA3039

# Diode Array

Six Matched Diodes on a Common Substrate
Monolithic Silicon

The RCA-CA3039 consists of six ultra-fast, low capacitance diodes on a common monolithic substrate. Integrated circuit construction assures excellent static and dynamic matching of the diodes, making the array extremely useful for a wide variety of applications in communication and switching systems.

Five of the diodes are independently accessible, the sixth shares a common terminal with the substrate.

For applications such as balanced modulators or ring modulators where capacitive balance is important, the substrate should be returned to a DC potential which is significantly more negative (with respect to the active diodes) than the peak signal applied.

# ULTRA-FAST LOW-CAPACITANCE MATCHED DIODES

# For Applications in Communications and Switching Systems



12-Lead TO-

## **APPLICATIONS**

- Balanced modulators or demodulators
- Ring modulators
- High speed diode gates
- Analog switches

## **FEATURES**

- Excellent reverse recovery time 1 ns typ.
- Matched monolithic construction –
   V<sub>E</sub> matched within 5 mV
- Low diode capacitance –
   C<sub>D</sub> ≈ 0.65 pF typical at V<sub>R</sub> = -2V




Fig. 1 - Schematic Diagram for CA3039

# ABSOLUTE MAXIMUM RATINGS at TA = 25 °C

	Peak Inverse Voltage, PIV for: $D_1 - D_5 \dots 5 V$
Dissipation:	$D_6 \ldots 0.5 V$
Any one diode unit	Peak Diode-to-Substrate Voltage, $V_{\hbox{\scriptsize DI}}$
Total for device	for $\mathrm{D}_1\text{-}\mathrm{D}_5$ (term. 1,4,5,8 or 12 to term. 10) $$ +20, -1 V
Temperature Range:	DC Forward Current, I <sub>F</sub>
Operating55 to +125 °C	Peak Recurrent Forward Current, If 100 mA
Storage65 to +150°C	Peak Forward Surge Current, If (surge) 100 mA

# ELECTRICAL CHARACTERISTICS, at TA = 25° C

Characteristics apply for each diode unit, unless otherwise specified.

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS			UNITS	CHARAC- TERISTIC CURVES
			MIN.	TYP.	MAX.		FIG.
		I <sub>F</sub> = 50 μA	_	• 0.65	0.69	٧	
DC Forward Voltage Drop	V-	1 mA	-	0.73	0.78	٧	2
DC Forward Voltage Drop	٧ <sub>F</sub>	3 mA		0.76	0.80	٧	2
		10 mA		0.81	0.90	٧	
DC Reverse Breakdown Voltage	$V_{(BR)R}$	$I_R = -10 \mu\text{A}$	5	7	-	٧	-
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V <sub>(BR)R</sub>	I <sub>R</sub> = -10 μA	20	-	-	٧	_
DC Reverse (Leakage) Current	IR	V <sub>R</sub> = -4 V	-	0.016	100	nΑ	3
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I <sub>R</sub>	V <sub>R</sub> = -10 V	-	0.022	100	nA	4
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V <sub>F1</sub> - V <sub>F2</sub>	IF = 1 mA	-	0.5	5	mV	2
Temperature Coefficient of VF1 - VF2	$\frac{\triangle  V_{F_1} - V_{F_2} }{\triangle T}$	I <sub>F</sub> = 1 mA	-	1	-	μ <b>V</b> /ºC	5
Temperature Coefficient of Forward Drop	∆V <sub>F</sub> ∆T	I <sub>F</sub> = 1 mA	-	-1.9	-	mV/ºC	6
DC Forward Voltage Drop for Anode-to-Substrate Diode (D <sub>S</sub> )	V <sub>F</sub>	I <sub>F</sub> = 1 mA		0.65	-	٧	
Reverse Recovery Time	t <sub>rr</sub>	$I_F = 10 \text{ mA}, I_R = 10 \text{ mA}$	-	1	-	ns	-
Diode Resistance	$R_{D}$	f = 1 kHz, I <sub>F</sub> = 1 mA	25	30	45	Ω	7
Diode Capacitance	C <sub>D</sub>	V <sub>R</sub> = -2 V, I <sub>F</sub> = 0	-	0.65	-	pF	8
Diode-to-Substrate Capacitance	C <sub>DI</sub>	V <sub>DI</sub> = +4 V, I <sub>F</sub> = 0	-	3.2	_	pF	9

(IR)

NANOAMPERES

DC REVERSE

# TYPICAL CHARACTERISTICS




Fig. 2 - DC forward voltage drop (any diode) and diode offset voltage vs DC forward current

DC REVERSE VOLTAGE (VR) = -4V



100 125

9205-15266

Fig. 3 - DC reverse (leakage) current (diodes 1,2,3,4,5) vs temperature

AMBIENT TEMPERATURE (TA)--°C

25 50




Fig. 4 - DC reverse (leakage) current between diodes (1,2,3,4,5) and substrate vs temperature




Fig. 5 - Diode offset voltage (any diode) vs temperature




Fig. 6 - DC forward voltage drop (any diode) vs temperature




Fig. 7 - Diode resistance (any diode) vs DC forward current

# TYPICAL CHARACTERISTICS




Fig. 8 - Diode capacitance (diodes 1,2,3,4,5) vs reverse voltage





Fig. 9 - Diode-to-substrate capacitance vs reverse voltage

## DIMENSIONAL OUTLINE



92CS-19774

SYMBOL	INC	HES	NOTE	MILLIM	ETERS
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.2	230	2	5.84	TP
Α1	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φВ	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0	0		0	0
φ <b>B</b> <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
i	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	_3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	1	2	6	12	
N <sub>1</sub>	1		5	1	


NOTES

- Refer to Rules for Dimensioning Axial Lead Product Out lines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**

Monolithic Silicon
CA3081
CA3082



# General-Purpose High-Current N-P-N Transistor Arrays

CA3081-Common-Emitter Array CA3082-Common-Collector Array

Directly Drive 7-Segment Incandescent Displays and Light-Emitting-Diode (LED) Displays

#### **Features**

- 7 transistors permit a wide range of applications in either a common-emitter (CA3081) or common-collector (CA3082) configuration
- High IC: 100 mA max. Low VCE sat (at 50 mA): 0.4 V typ.

## **Applications**

- Drivers for:
  - Incandescent display devices (e.g. RCA NUMITRON DR2000 Series and lamps)
  - LED (e.g. RCA-40736R GaAs High-Efficiency Emitting Diode)
  - Relay control Thyristor firing


RCA-CA3081\* and CA3082\* consist of seven high-current (to 100 mA) silicon n-p-n transistors on a common monolithic substrate. The CA3081 is connected in a commonemitter configuration and the CA3082 is connected in a common-collector configuration.

The CA3081 and CA3082 are capable of directly driving seven-segment displays, such as the RCA NUMITRON devices (DR2000 and DR2010), and light-emitting diode

(LED) displays. These types are also well-suited for a variety of other driver applications, including relay control and thyristor firing.

The CA3081 and CA3082 utilize a 16-lead dual-in-line plastic package which includes a separate substrate connection for maximum flexibility in circuit design.

<sup>\*</sup> Formerly developmental types TA5858 and TA6033, respectively.






Fig.1-Functional diagrams of types CA3081 and CA3082.

# MAXIMUM RATINGS, Absolute-Maximum Values at T<sub>A</sub> = 25°C

# Power Dissipation:

Any one transistor	500 750	mW mW mW/ <sup>O</sup> C
	0.07	,
Ambient Temperature Range:		
Operating	+85	°С
Storage –65 to		°C
The following ratings apply for each transistor in the device:		
Collector-to-Emitter Voltage (V <sub>CEO</sub> )	16	V
Collector-to-Base Voltage (V <sub>CBO</sub> )	20	V
Collector-to-Substrate Voltage (V <sub>CIO</sub> )	20	V
Emitter-to-Base Voltage (V <sub>EBO</sub> )	5	V
Collector Current (I <sub>C</sub> )	100	mA
Base Current (Ip)	20	mA

<sup>\*</sup> The collector of each transistor of the CA3081 and CA3082 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and

provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

# ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ For Equipment Design

		TEST CONDITIONS			LIMITS	6	
CHARACTERISTIC	SYMBOL		Typ. Char. Curve Fig. No.	Min.	Тур.	Max.	UNITS
Collector-to-Base Breakdown Voltage	V <sub>(BR)</sub> CES	I <sub>C</sub> = 500 μA, I <sub>E</sub> = 0		20	60	_	٧
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)</sub> CIO	$I_{CI} = 500 \mu\text{A}, I_{E} = 0, I_{B} = 0$	-	20	60	-	V
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)</sub> CEO	IC = 1 mA, IB = 0	-	16	24	_	v
Emitter-to-Base Breakdown Voltage	V(BR)EBO	I <sub>C</sub> = 500 μA	_	5	6.9		v
DC Forward-Current Transfer Ratio	hFE	V <sub>CE</sub> = 0.5 V, I <sub>C</sub> = 30 mA		30	68	-	
De l'orivara carrent fransier franc	"FE	V <sub>CE</sub> = 0.8 V, I <sub>C</sub> = 50 mA	_	40	70	_	
Base-to-Emitter Saturation Voltage	VBE sat	IC = 30 mA, IB = 1 mA	3	-	0.87	1.0	V
Collector-to-Emitter Saturation Voltage:							
CA3081, CA3082	VCE sat	IC = 30 mA, IB = 1 mA		-	0.27	0.5	.,
CA3081	· CE sat	IC = 50 mA, IB = 5 mA	4	-	0.4	0.7	V
CA3082		IC = 50 mA, IB = 5 mA	4	-	0.4	8.0	
Collector-Cutoff-Current	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	_	-	-	10	μΑ
Collector-Cutoff Current	ГСВО	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0		-	_	1	μΑ

CA3081, CA3082 — File No. 480

# TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR OF TYPES CA3081 AND CA3082




Fig.2-hFE vs. IC




Fig.4-VCEsat vs. IC at TA = 25°C.

## TYPICAL READ-OUT DRIVER APPLICATIONS




Fig.6—Schematic diagram showing one transistor of the CA3081 driving one segment of an incandescent display.




Fig.3-V<sub>BEsat</sub> vs. I<sub>C</sub>





Fig.5-VCEsat vs. IC at TA = 70°C.




\*THE RESISTANCE FOR R IS DETERMINED BY THE RELATIONSHIP


 $R = \frac{v_P - v_{BE} - v_F(LED)}{I \; (LED)} \qquad \qquad \text{WHERE: } v_P \circ \text{INPUT PULSE} \\ v_O trace \\ v_F \circ \text{O FOR } v_P \circ v_{BE} + v_F(LED) \qquad \qquad v_F \circ \text{ORWARD VOLTAGE} \\ v_D \circ \text{ODE CROSS THE} \\ v_D \circ \text$ 

Fig.7—Schematic diagram showing one transistor of the CA3082 driving a light-emitting diode (LED).

# **DIMENSIONAL OUTLINE**

# 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE ---- JEDEC MO-001-AC





SYMBOL	INC	HES	NOTE	MILLIN	ETERS
STIMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.155	0.200		3.94	5.08
Α1	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
С	0.008	0.012		0.204	0.304
D	0.745	0.785	l	18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.10	0 TP	2	2.54 TP	
e <sub>A</sub>	0.30	0 TP	2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
а	0°	15 <sup>0</sup>	4	0°	15 <sup>0</sup>
N	16		5	16	
N <sub>1</sub>	0		6		0
<b>a</b> <sub>1</sub>	0.040	0.075		1.02	1.90
s	0.015	0.060		0.39	1.52


## NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3.  $e_A$  applies in zone  $L_2$  when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.



# **Linear Integrated Circuits**

CA3083, CA3083F\*



16-Lead Dual-In-Line Plastic Package

# General-Purpose High-Current N-P-N Transistor Array

#### **Applications**

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Circuit Transistor Array" for suggested applications

RCA-CA3083\* is a versatile array of five high-current (to 100mA) n-p-n transistors on a common monolithic substrate. In addition, two of these transistors (Q1 and Q2) are matched at low currents (i.e. 1mA) for applications in which offset parameters are of special importance.

Independent connections for each transistor plus a separate terminal for the substrate permit maximum flexibility in circuit design. The CA3083 utilizes the 16-lead dual-in-line plastic package.

\*Formerly developmental type TA5998

#### Features

- High Ic: 100mA max.
- Low V<sub>CFsat</sub> (at 50 mA): 0.7 V max.
- Matched pair (Q1 and Q2)—

 $V_{IO}$  ( $V_{BE}$  matched):  $\pm$  5 mV max.

I<sub>IO</sub> (at 1 mA): 2.5 μA max.

■ 5 independent transistors plus separate substrate connection

<sup>\*</sup> Type CA3083F is a frit-seal version of the CA3083




Fig.1-Functional diagram of the CA3083.

# MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

_		
Power	Dissipation	٦:


1 OWO: Dissipation.		
Any one transistor	500 750 6.67	mW mW/ <sup>O</sup> C
Ambient Temperature Range:		
Operating	+85	°C
Storage	+150	°C
The following ratings apply for each transistor in the device:		
Collector-to-Emitter Voltage (V <sub>CEO</sub> )	15	V
Collector-to-Base Voltage (V <sub>CBO</sub> )	20	V
Collector-to-Substrate Voltage (V <sub>CIO</sub> )	20	V
Emitter-to-Base Voltage (V <sub>EBO</sub> )	5	V
Collector Current (I <sub>C</sub> )	100	mA
Base Current (Ip)	20	mA


The collector of each transistor of the CA3083 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

# ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25 $^{\rm O}$ C For Equipment Design

For Equipment Design							
		TEST CONDITIONS		LIMITS			
CHARACTERISTICS	SYMBOL		Typ. Char. Curve Fig. No.	Min.	Тур.	Max.	UNITS
For Each Transistor:							***************************************
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	$I_C = 100\mu A, I_E = 0$	_	20	60	_	٧
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	-	15	24	-	V
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_{CI} = 100\mu A, I_{B} = 0,$ $I_{E} = 0$	_	20	60	_	V
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_E = 500\mu A, I_C = 0$	-	5	6.9	-	V
Collector-Cutoff-Current	<sup>I</sup> CEO	$V_{CE} = 10V, I_{B} = 0$	_	-	_	10	μΑ
Collector-Cutoff-Current	<sup>I</sup> CBO	$V_{CB} = 10V, I_{E} = 0$	_	-	-	1	μΑ
DC Forward-Current Transfer Ratio	h <sub>FE</sub>	$V_{CE} = 3V$ $I_{C} = 10 \text{mA}$	2	40 40	76 75	_	
Base-to-Emitter Voltage	v <sub>BE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA	3	0.65	0.74	0.85	٧
Collector-to-Emitter Saturation Voltage	V <sub>CEsat</sub>	I <sub>C</sub> = 50mA, I <sub>B</sub> = 5mA	4	_	0.40	0.70	<b>V</b>
For Transistors Q1 and Q2 (As a Differential Amplifier):							
Absolute Input Offset Voltage	v <sub>io</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	7	-	1.2	5	mV
Absolute Input Offset Current	101	CL / C	8	_	0.7	2.5	μΑ

# TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR






COLLECTOR-TO-EMITTER VOLTS (VCE)=3V

Fig.2 - hFE vs IC

Fig.3 - VBE vs IC






Fig.4 - V<sub>CEsat</sub> vs I<sub>C</sub> at 25°C

Fig.5 - V<sub>CEsat</sub> vs I<sub>C</sub> at 70°C




Fig.6 - V<sub>BEsat</sub> vs I<sub>C</sub>

# TYPICAL STATIC CHARACTERISTICS FOR DIFFERENTIAL AMPLIFIER




Fig.7 –  $V_{10}$  vs  $I_{C}$  (transistors Q1 and Q2 as a differential amplifier).





Fig.8 -  $I_{10}$  vs  $I_{C}$  (transistors Q1 and Q2 as a differential amplifier).

## **DIMENSIONAL OUTLINE**

## 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE-JEDEC MO-001-AC



01/11001	INCHES		NOTE	MILLIN	IETERS	
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155	0.200		3.94	5.08	
Α1	0.020	0.050		0.51	1.27	
В	0.014	0.020		0.356	0.508	
В <sub>1</sub>	0.035	0.065		0.89	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.785		18.93	19.93	
E	0.300	0.325		7.62	8.25	
E <sub>1</sub>	0.240	0.260		6.10	6.60	
e <sub>1</sub>	0.100 TP		2	2.54 TP		
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP		
L	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0.000	0.030		0.000	0.76	
a	0°	15 <sup>0</sup>	4	0°	15 <sup>0</sup>	
N	16		5	16		
N <sub>1</sub>	0		6	0		
01	0.040	0.075		1.02	1.90	
S	0.015	0.060		0.39	1.52	

#### NOTES:


- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4.  $\alpha$  applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.



# **Linear Integrated Circuits**

Monolithic Silicor

CA3084



# General-Purpose P-N-P Transistor Array

## **FEATURES**

■ Matched transistor pair (Q1 and Q2)

 $V_{IO}$  ( $V_{BE}$  matched):  $\pm$  6mV max.  $I_{IO}$  (at 100  $\mu$ A):  $\pm$  0.6  $\mu$ A

- Wide operating current range
- Low noise figure - 3.2 dB typ. at 1 kHz

RCA-CA3084\* is a general-purpose silicon p-n-p transistor array incorporating two independent transistors, a Darlington circuit, and a current-mirror pair with a shared diode.

The two independent transistors in the array may be used in a variety of circuit applications. The Darlington pair may be employed as the equivalent of a single high-beta transistor. The current-mirror pair is well suited for constant-current applications and can also be used as the active loads in a differential amplifier which uses n-p-n transistors.

The total array is especially useful for a wide range of applications in systems having low-power and low-frequency requirements. Although the transistors may be used as discrete units in conventional circuits, they offer the advantages inherent in integrated-circuit construction, that is, to provide close electrical and thermal matching.

The CA3084 utilizes the 14-lead dual-in-line plastic package.

#### **APPLICATIONS**

- General use in signal processing systems having low-power and low-frequency requirements
- Differential amplifiers
- Temperature compensated amplifiers
- Active loads for differential amplifiers using n-p-n transistors
- Complementary uses with RCA n-p-n transistor arrays




Fig.1 - Functional diagram of the CA3084.

<sup>\*</sup>Formerly developmental type TA5799A.

# ELECTRICAL CHARACTERISTICS at T $_{A} = 25^{\circ}$ C For Equipment Design

	SYMBOL	TEST CONDITIONS					
CHARACTERISTICS			Typ. Charac- teristics			;	UNITS
			Curve Fig. No.	Min.	Тур.	Max.	
For Each Transistor:							
Collector-Cutoff Current	<sup>I</sup> сво	$V_{CB} = -10V, I_{E} = 0$	2	-	-0.055	-100	nA
Collector-Cutoff Current	I <sub>CEO</sub>	V <sub>CE</sub> = -10V, I <sub>B</sub> = 0	3	_	-0.12	-100	nA
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	$I_{CE} = -100\mu A, I_{B} = 0$	_	-40	-70	-	V
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>CB</sub> = -100μA, I <sub>E</sub> = 0	-	-40	-80	_	V
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>EB</sub> = -100μA, I <sub>C</sub> = 0	-	-40	-100	_	٧
Emitter-to-Substrate Breakdown Voltage	V <sub>(BR)EIO</sub>	I <sub>EI</sub> = 100μA	_	-40	-100	_	٧
Collector-to-Emitter Saturation Voltage	V <sub>CEsat</sub>	I <sub>E</sub> = 1mA, I <sub>B</sub> = 100μA	4	_	-0.125	-0.25	٧
Base-to-Emitter Voltage	V <sub>BE</sub>	L = 100uA V - = -10V	5	-0.50	-0.59	-0.68	٧
DC Forward-Current Transfer Ratio	h <sub>FE</sub>	I <sub>E</sub> = 100μA, V <sub>CE</sub> = -10V	7	15	40	_	
For Transistors Q1 and Q2 (As a Differential Amplifier):							
Magnitude of Input Offset Voltage	v <sub>io</sub>	$I_E = 100 \mu A, V_{CE} = -10 V$	8	_	0.422	6	mV
Input Offset Current	<sup>1</sup> 10		_	-0.6	0	0.6	μΑ
For Transistors Q3 and Q4 (Current-Mirror Configuration):							
Collector Current (Normalized)	1 <sub>C</sub> /1 <sub>5</sub>	V <sub>CE</sub> = -5V, V <sub>CIO</sub> = -5V,	10	0.85	1.00	1.15	
Magnitude of Collector Current Ratio	1 <sub>C</sub> (Q3)/1 <sub>C</sub> (Q4)	Term. 13 = Gnd. $I_5 = -100\mu A$ ,	11	0.90	1.00	1.10	
For Transistors Q5 and Q6 (Darlington Configuration):							
Collector-Cutoff Current	I <sub>CEO</sub>	$V_{CE} = -10V, I_{B} = 0$	-	-	-	-1.0	μΑ
Base-to-Emitter Voltage	V <sub>BE</sub>	L = 100··A )/ = 10)/	13	0.92	1.07	1.20	٧
DC Forward-Current Transfer Ratio	h <sub>FE</sub>	I <sub>E</sub> = 100μA, V <sub>CE</sub> = -10V	15	100	1230	_	

# ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C Typical Values Intended Only For Design Guidance

Magnitude of Temperature Coefficient:							1
V <sub>BE</sub> (for each transistor)	$ \Delta V_{BE}/\Delta T $	$I_E = 100 \mu A$ ,	6		<b>—</b> 1.78		mV/ <sup>o</sup> C
V <sub>IO</sub> (as a differential amplifier)	$ \Delta V_{1O}/\Delta T $	V <sub>CE</sub> = -10V	9		0.54		μV/ <sup>o</sup> C
V <sub>BE</sub> (Darlington configuration)	$ \Delta V_{BE}/\Delta T $		14		-3.7		mV/ <sup>O</sup> C
For Each Transistor:							
Input Resistan e	R	f = 1kHz, V <sub>CE</sub> = -10V,	19		9		kΩ
Output Resistance	R <sub>0</sub>	$I_{C} = -100\mu A$	20	_	600	_	kΩ
Forward Transconductance	g <sub>m</sub>		22	_	3	-	mmho
Collector-to-Base Capacitance	C <sub>CBO</sub>	I <sub>CB</sub> = 0	23	-	3.3	-	pF
Collector-to-Emitter Capacitance	C <sub>CEO</sub>	I <sub>CE</sub> = 0	23	_	2.5	_	pF
Base-to-Substrate Capacitance	CBIO	I <sub>CIO</sub> = 0	23	_	4.5	_	pF

## MAXIMUM RATINGS, Absolute-Maximum Values at T<sub>A</sub> = 25°C

Dissipation: Any one transistor	200	mW
Total package	750	mW
Above T <sub>A</sub> = 55 <sup>o</sup> C	derate linearly6.67	mW/ <sup>o</sup> C
Ambient Temperature Range:		
Operating	-40 to +85	ос
Storage	-65 to +150	°c
The following ratings apply for each transistor in the device:		
Collector-to-Emitter Voltage (V <sub>CEO</sub> )	-40	V
Collector-to-Base Voltage (V <sub>CBO</sub> )	-40	V
Base-to-Substrate Voltage (V <sub>BIO</sub> )*	-40	V
Emitter-to-Base Voltage (V <sub>EBO</sub> )	-40	V
Collector Current (I <sub>C</sub> )	-10	mA

<sup>\*</sup>The base of each transistor of the CA3084 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any base voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (4) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

#### STATIC CHARACTERISTICS FOR EACH TRANSISTOR





Fig.4 - V<sub>CEsat</sub> vs I<sub>E</sub>.

Fig.5 - V<sub>BE</sub> vs I<sub>E</sub> .

#### STATIC CHARACTERISTICS FOR EACH TRANSISTOR







Fig.6 - VBE vs TA.









Fig.8-V<sub>IO</sub> vs I<sub>C</sub>, (transistors Q1 and Q2 as a differential amplifier).

Fig.9-V<sub>IO</sub> vs T<sub>A</sub> (transistors Q1 and Q2 as a differential amplifier).

#### STATIC CHARACTERISTICS FOR CURRENT-MIRROR CONFIGURATION






Fig.10—Normalized IC vs TA (transistors Q3 and Q4 in a current-mirror configuration.

Fig.11-I<sub>C</sub> ratio vs I<sub>5</sub> (transistors Q3 and Q4 in a current-mirror configuration.

#### STATIC CHARACTERISTICS FOR DIFFERENTIAL AMPLIFIER




Fig.12-I<sub>C</sub> vs I<sub>5</sub> (transistors Q3 and Q4 in a current-mirror configuration).




Fig.14-VBE vs TA (transistors Q5 and Q6 in a darlington configuration).




Fig.13-VBE vs IE (transistors Q5 and Q6 in a darlington configuration).




Fig.15—hpe vs Ie (transistors Q5 and Q6 in a darlington configuration).

#### DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig. 16 – NF vs  $I_C$  at  $R_S = 500\Omega$ 




Fig. 18 – NF vs  $I_C$  at  $R_S$  = 10 $k\Omega$ 




Fig.20- R<sub>0</sub> vs f





Fig.17 – NF vs  $I_C$  at  $R_S = 1k\Omega$ 



 $Fig. 19 - R_I vs f$ 




Fig.21 – Normalized  $R_I$  and  $R_O$  vs  $I_C$ 

#### DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.22  $-g_m$  vs f





Fig.23 — Transistor capacitances vs collector voltages

(VCEO, VCBO, VCIO)

#### **DIMENSIONAL OUTLINE**

#### 14-LEAD DUAL-IN-LINE PLASTIC PACKAGE-JEDEC MO-001-AB



	INC	HES	NOTE	MILLIN	ETERS
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
С	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
€1	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.10	0 TP	2	2.54 TP	
e <sub>A</sub>	0.30	O TP	2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
а	0°	15 <sup>0</sup>	4	00	15 <sup>0</sup>
N	14		5		14
N <sub>1</sub>	0		6	Ì	0
Ω <sub>1</sub>	0.040	0.075		1.02	1.90
s	0.065	0.090		1.66	2.28

#### NOTES:


- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3.  $e_A$  applies in zone  $L_2$  when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.

BASE PLANE
SEATING PLANE



# **Linear Integrated Circuits**

Monolithic Silicon
CA3096AE
CA3096E



# N-P-N/P-N-P Transistor-Array IC

#### Features:

- Matched General-Purpose Transistors (CA3096AE Only)
- Input Offset Voltage ±5 mV
- Input Offset Current:

p-n-p Pair  $\pm$  250 nA max. @ I<sub>C</sub> =  $-100~\mu$ A n-p-n Pair  $\pm$  0.6  $\mu$ A max. @ I<sub>C</sub> = 1 mA

■ High hFE

n-p-n transistor: 150 min. @ I<sub>C</sub> = 1 mA p-n-p transistor: 40 min. @ I<sub>C</sub> = 100  $\mu$ A

■ High Breakdown Voltages:

n-p-n transistor:  $V_{(BR)CEO} = 35 \text{ V min}$ ;  $V_{(BR)CBO} = 45 \text{ V min}$ . p-n-p transistor:  $V_{(BR)CEO} = 40 \text{ V min}$ ;  $V_{(BR)CBO} = 40 \text{ V min}$ ,

RCA-CA3096E and CA3096AE are general-purpose high-voltage silicon transistor arrays. Each array consists of five independent transistors (two p-n-p and three n-p-n types) on a common substrate, which has a separate connection. Independent connections for each transistor permit maximum flexibility in circuit design.

Types CA3096AE and CA3096E are identical, except that the CA3096AE specifications include parameter matching and greater stringency in ICBO, ICEO, and VCE(SAT) (see Table I).

CA3096E and CA3096AE are supplied in 16-lead dual-in-line plastic packages.

Formerly RCA Developmental No. TA6270.

MAXIMUM RATINGS. Absolute Maximum Values at T = 25°C

man transcon man		. A -	, .
	Each n-p-n Transistor	Each p-n-p Transistor	
Collector-to-Emitter Voltage . VCEO	35	-40	V
Collector-to-Base Voltage VCBO	45	<del>-</del> 40	V
Collector-to-Substrate			
Voltage VCIO	45	<del></del> 45	V
Emitter-to-Base Voltage VEBO	6	<del>-</del> 40	V
Collector Current IC	50	- 10	mA
Dissipation PD:			
Up to $T_A = 55$ °C:			
Device (Total)	75	50	mW
Each Transistor	20	00	mW
Above T <sub>A</sub> = 55 °C	Derate Line	early 6.67	mW/°C

■ Low Noise Figure:

n-p-n transistor: 2.2 dB typ. at 1 kHz p-n-p transistor: 3 dB typ. at 1 kHz

#### Applications:

- Differential Amplifiers
- DC Amplifiers
- Sense Amplifiers
- Level Shifters
- Timers
- Lamp and Relay Drivers
- Thyristor Firing Circuits
- Temperature-Compensated Amplifiers
- Operational Amplifiers

-55 to +125	o° o°
-65 to +150	°c
265	°C
	-65 to +150

#### TABLE I- CA3096AE AND CA3096E ESSENTIAL DIFFERENCES\*

RCA TYPE	I <sub>CBO</sub> (nA)		I <sub>CEO</sub>		V <sub>CE</sub> (SAT) (V)		V <sub>IO</sub>   (mV)		I <sub>IO</sub>   (μΑ)	
	n-p-n	p-n-p	n-p-n	p-n-p	n-p-n	p-n-p	n-p-n	p-n-p	n-p-n	p-n-p
CA3096AE	40	- 40	100	-100	0.7	0.4	5	5	0.6	0.25
CA3096E	100	-100	1000	-1000	1.0	0.7	_	_	_	_

<sup>\*</sup> Maximum values.

STATIC ELECTRICAL CHARACTERISTICS at T  $_{A}$  = 25  $^{\circ}\text{C}$  For Equipment Design

		TEST CONDITION	s				
			Тур.	۰	:A3096AE		
CHARACTERISTICS	SYMBOL		Charac-		CA3096E		UNITS
			teristics				
			Curve		LIMITS	<del></del>	
			Fig. No.	Min.	Тур.	Max.	
For Each n-p-n Transistor:							
Collector-Cutoff Current (CA3096AE)	Ісво	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	3		0.0013	40	nA
Collector-Cutoff Current (CA3096AE)	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	2		0.0055	100	nA
Collector-Cutoff Current (CA3096E)	ІСВО	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	_	_	0.0013	100	nA
Collector-Cutoff Current (CA3096E)	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	_	0.0055	1	μΑ
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	I <sub>C</sub> = 1 mA, I <sub>B</sub> = 0	_	35	50	_	V
Collector-to-Base Breakdown Voltage	V(BR)CBO	I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0	-	45	100	_	V
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	$I_{Cl} = 10 \mu\text{A}, I_{B} = I_{E} = 0$	-	45	100	_	V
Emitter-to-Base Breakdown Voltage	V(BR)EBO	I <sub>E</sub> = 10 μA, I <sub>C</sub> = 0	_	6	8		V
Emitter-to-Base Zener Voltage	V <sub>Z</sub>	I <sub>Z</sub> = 10 μA	1	6	7.9	9.8	V
Collector-to-Emitter Saturation Voltage							
(CA3096AE)	VCE(SAT)	IC = 10 mA, IB = 1 mA	7		0.24	0.5	V
Collector-to-Emitter Saturation Voltage			7				V
(CA3096E)	VCE(SAT)	I <sub>C</sub> = 10 mA, I <sub>B</sub> = 1 mA		-	0.24	0.7	\ \ \ \ \ \ \ \
Base-to-Emitter Voltage	V <sub>BE</sub>	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 5 V	5 4	0.6	0.69	0.78	V
DC Forward-Current Transfer Ratio	hFE		4	150	390	500	
Magnitude of Temperature Coefficient:	1017 10-1						°a
VBE (for each transistor)	Δν <sub>ΒΕ</sub> /Δτ	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 5 V	6		-1.9		mV/°C
For Each p-n-p Transistor:							
Collector-Cutoff Current (CA3096AE)	СВО	V <sub>CB</sub> = -10 V, I <sub>E</sub> = 0	10		- 0.055	40	nA
Collector-Cutoff Current (CA3096AE)	ICEO	V <sub>CE</sub> = -10 V, I <sub>B</sub> = 0	9		-0.12	100	nA
Collector-Cutoff-Current (CA3096E)	ICEO	V <sub>CE</sub> = -10 V, I <sub>B</sub> = 0			-0.12	1	μΑ
Collector-Cutoff-Current (CA3096E)	СВО	V <sub>CB</sub> = -10 V, I <sub>E</sub> = 0		-	-0.055	100	nA
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	I <sub>C</sub> = -100 μA, I <sub>B</sub> = 0		-40	-75		V
Collector-to-Base Breakdown Voltage	V(BR)CBO	$I_C = -10 \mu\text{A}, I_E = 0$		-40	-80		V
Emitter-to-Base Breakdown Voltage	V(BR)EBO	$I_E = -10  \mu A$ , $I_C = 0$		-40	-100		V
Emitter-to-Base Zener Voltage	٧z	I <sub>Z</sub> = 10 μA	8	10	16		V
Emitter-to-Substrate Breakdown Voltage	V(BR)EIO	IEI = 10 μA, IB = IC = 0		-40	-100	_	V
Collector-to-Emitter Saturation Voltage	VCE(SAT)	I <sub>C</sub> = -1 mA, I <sub>B</sub> = -100 μA	-	_	-0.16	0.4	V
Base-to-Emitter Voltage	V <sub>BE</sub>	$I_C = -100 \mu\text{A}$ , $V_{CE} = -5 \text{V}$	13	-0.5	-0.6	-0.7	>
DC Forward-Current Transfer Ratio	hFE	$I_C = -100 \mu\text{A},  V_{CE} = -5 \text{V}$	11, 12	40	85	200	
	"FE	$I_C = -1 \text{ mA}, V_{CE} = -5 \text{ V}$	11, 12	20	47	150	
Magnitude of Temperature Coefficient:							
VBE (for each transistor)	∆v <sub>BE</sub> /∆t	$I_C = -100 \mu\text{A},  V_{CE} = -5 \text{V}$	14	-	-2.2	-	mV/°C
For Transistors Q1 and Q2 (As a Differential A	mplifier): CA3	096AE ONLY					
Absolute Input Offset Voltage	V 10		15	_	0.3	5	mV
Absolute Input Offset Current	IIO	V <sub>CF</sub> = 5 V, I <sub>C</sub> = 1 mA	_	_	0.07	0.6	μΑ
Absolute Input Offset Voltage Temperature	∆v <sub>IO</sub>	VCE = 5 V, IC = 1 MA			0.07	0.0	
Coefficient	$\left \frac{-10}{\Delta T}\right $		_	_	1.1		μv/°c
For Transistors Q4 and Q5 (As a Differential A	mplifier): CA3	096AE ONLY					
Absolute Input Offset Voltage	V 10		16	_	0.15	5	mV
Absolute Input Offset Current	I <sub>IO</sub>	V - 5V : 400		_	2	250	nA
Absolute Input Offset Voltage Temperature	l <sub>Q</sub> ∧IO	$V_{CE} = -5 \text{ V, I}_{C} = -100 \mu\text{A}$ $R_{S} = 0$					
Coefficient	$\Delta T$	''S" U	-	_	0.54	_	μv/°c

DYNAMIC

### ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25 °C Typical Values Intended Only for Design Guidance

		TEST CONDITIONS			
CHARACTERISTICS	SYMBOL		Typ. Characteristics Curves Fig. No.	TYPICAL VALUES	UNITS
For Each n-p-n Transistor					
Noise Figure (low frequency)	NF	f = 1 kHz, $V_{CE}$ = 5 V, $I_{C}$ = 1 mA, $R_{S}$ = 1 k $\Omega$	17, 18, 19, 20	2.2	dВ
Low-Frequency, Input Resistance	Ri	f = 1.0 kHz, V <sub>CF</sub> = 5 V,	23	10	kΩ
Low-Frequency Output Resistance	Ro	IC = 1 mA	24	80	kΩ
Admittance Characteristics:	9fe_		or.	7.5	
Forward Transfer Admittance	Yfe b <sub>fe</sub>		25	j13	mmho
Input Admittance	y <sub>ie</sub> <sup>gie</sup> b <sub>ie</sub>	f = 1 MHz, V <sub>CE</sub> = 5 V, I <sub>C</sub> = 1 mA	26	2.2 j3.1	mmho
Output Admittance	Yoe goe boe		27	0.76 j2.4	mmho
Gain-Bandwidth Product	fΤ	V <sub>CE</sub> = 5 V, I <sub>C</sub> = 1.0 mA V <sub>CE</sub> = 5 V, I <sub>C</sub> = 5 mA	21	280 335	MHz
Emitter-to-Base Capacitance	CEB	V <sub>EB</sub> = 3 V	22	0.75	pF
Collector-to-Base Capacitance	ССВ	V <sub>CB</sub> = 3 V	22	0.46	pF
Collector-to-Substrate Capacitance	CCI	V <sub>CI</sub> = 3 V	22	3.2	pF
For Each p-n-p Transistor					
Noise Figure (low frequency)	NF	f = 1 kHz, I <sub>C</sub> = 100 μA, R <sub>S</sub> = 1 kΩ	28, 29, 30	3	dB
Low-Frequency Input Resistance	Ri	f = 1 kHz, V <sub>CE</sub> = 5 V,	23	27	kΩ
Low-Frequency Output Resistance	Ro	I <sub>C</sub> = 100 μA	24	680	kΩ
Gain-Bandwidth Product	f⊤	V <sub>CE</sub> = 5 V, I <sub>C</sub> = 100 μA	31	6.8	MHz
Emitter-to-Base Capacitance	C <sub>EB</sub>	V <sub>EB</sub> = -3 V	32	0.85	pF
Collector-to-Base Capacitance	ССВ	V <sub>CB</sub> = -3 V	32	2.25	pF
Base-to-Substrate Capacitance	C <sub>B1</sub>	V <sub>BI</sub> = 3 V	32	3.05	pF




Fig.1—Base-to-emitter zener characteristic (n-p-n).




Fig.3—Collector cut-off current (I<sub>CBO</sub>) as a function of temperature (n-p-n).




Fig.5-V<sub>BE</sub> (n-p-n) as a function of collector




Fig.2—Collector cut-off current (I<sub>CEO</sub>) as a function of temperature (n-p-n).




Fig.4—Transistor (n-p-n) h<sub>FE</sub> as a function of collector current.




Fig.6-V<sub>BE</sub> (n-p-n) as a function of temperature.




Fig.7-V<sub>CE</sub>(SAT)(n-p-n) as a function of col-




Fig.8—Base-to-emitter zener characteristic (p-n-p).




Fig.9-Collector cut-off current (I<sub>CEO</sub>) as a function of temperature (p-n-p).




Fig.10—Collector cut-off current (I<sub>CBO</sub>) as a function of temperature (p-n-p).




Fig.11-Transistor (p-n-p) h<sub>FE</sub> as a function of collector current.




Fig.12—Transistor (p-n-p) h<sub>FE</sub> as a function of temperature.




Fig.13-V<sub>BE</sub> (p-n-p) as a function of collector current.




Fig.15-Magnitude of input offset voltage  $|V_{IO}|$  as a function of collector current for n-p-n transistor  $Q_1-Q_2$ .




Fig.17—Noise figure as a function of frequency for n-p-n transistors.




Fig. 14-V<sub>BE</sub> (p-n-p) as a function of temperature.




Fig.16—Magnitude of input offset voltage  $|V_{1O}|$  as a function of collector current for p-n-p transistors  $Q_4$ – $Q_5$ .




Fig.18—Noise figure as a function of frequency for n-p-n transistors.




Fig.19—Noise as a function of frequency for n-p-n transistors.




Fig.20—Noise figure as a function of frequency for n-p-n transistors.




Fig.22—Capacitance as a function of bias voltage (n-p-n).




Fig. 21—Gain-bandwidth product as a function of collector current (n-p-n).




Fig.23—Input resistance as a function of collector current.




Fig.24—Output resistance as a function of collector current.




Fig. 25—Forward transconductance as a function of frequency.




Fig.26—Input admittance as a function of frequency.




Fig.27—Output admittance as a function of frequency.




Fig.28—Noise figure as a function of frequency (p-n-p).




Fig.29—Noise figure as a function of frequency (p-n-p).




Fig.30—Noise figure as a function of frequency (p-n-p).




Fig.31—Gain-bandwidth product as a function of collector current (p-n-p).




Fig.32—Capacitance as a function of bias voltage (p-n-p).




Fig.33-Line-operated level switch using CA3096AE or CA3096E.




Fig.34a—Frequency comparator using CA3096E.




Fig. 34b – Frequency comparator characteristics.




Fig.35—CA3096AE small-signal zero-voltage detector having noise immunity.






Fig.36a—One-minute timer using CA3096AE and a MOS/FET.

Fig. 36b—Ten-second timer operated from 1.5-volt supply using CA3096E.





2. Wide-input common-mode range +5 V to -5 V
3. Low bias current: <1 μA.

Fig.37a - Cascade of differential amplifiers using CA3096AE.






Fig.37b—Gain-frequency characteristics.

# DIMENSIONAL OUTLINE 16-LEAD DUAL-IN-PLASTIC PACKAGE JEDEC MO-001-AC





SYMBOL	INC	HES	NOTE	MILLIMETERS		
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155	0.200		3.94	5.08	
A <sub>1</sub>	0.020	0.050		0.51	1.27	
В	0.014	0.020		0.356	0.508	
В <sub>1</sub>	0.035	0.065		0.89	1.65	
С	0.008	●0.012		0.204	0.304	
D	0.745	0.785		18.93	19.93	
E	0.300	0.325		7.62	8.25	
E <sub>1</sub>	0.240	0.260	L _	6.10	6.60	
e <sub>1</sub>	0.1	00 TP	2	2.54	TP.	
e <sub>A</sub>	0.3	00 TP	2, 3	7.62	? TP	
Ŀ	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0.000	0.030		0.000	0.76	
a	0°	15 <sup>0</sup>	4	00	15 <sup>0</sup>	
N	16		5	1	16	
N <sub>1</sub>		0	6	0		
a <sub>1</sub>	0.040	0.075		1.02	1.90	
s	0.015	0.060		0.39	1.52	

#### NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.

92CM-15967RI


- 3.  $e_A$  applies in zone  $L_2$  when unit installed.
- 4.  $\alpha$  applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.
- •When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



# **Linear Integrated Circuits**

Monolithic Silicon

**CA3093E** 



# General-Purpose High-Current N-P-N Transistor-Zener Diode - Diode Array

#### **Applications**

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- Temperature-compensated shunt regulator
- Temperature-compensated series regulator
- Level shifting
- Voltage-level clamping

RCA CA3093E\* is a versatile array of three high-current (to 100mA) NPN transistors, two 10%-tolerance Zener diodes and one conventional diode, all on a common monolithic substrate. Two of the transistors (Q<sub>1</sub> and Q<sub>2</sub>) are matched at 1 mA for applications in which offset parameters are of special importance. The combination of positive Zener voltage temperature coefficients and negative forward base-emitter voltage temperature coefficients provides a unique temperature compensation capability.

Independent connections for each transistor and diode plus a separate terminal for the substrate permit maximum flexibility in circuit design.

<sup>#</sup>Z<sub>1</sub>, Z<sub>2</sub> and D1 are transistors internally connected as shown below.




Fig. 1 - Functional diagram of the CA3093E (bottom view)

- Current regulator
- Voltage clamping
- Simple off-line regulated supply
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Circuit Transistor Array" for applications in addition to those given on pages 5 & 6 of this bulletin.

#### Features:

- 6 independent devices plus separate substrate connection
- Compensating temperature coefficients V<sub>BE</sub> and V<sub>D1</sub>
   VS. V<sub>7</sub>

#### Transistors

- High Ic (100mA max)
- Matched pair (Q1 & Q<sub>2</sub>)

$$V_{IO} = \pm 5 \text{mV max}$$
 $I_{IO} = 2.5 \,\mu\text{A max}$  at  $I_{C} = 1 \text{mA}$ 

$$\Delta V_{1O}/\Delta T = 5 \mu V/^{\circ}C$$
 typ

- hFE = 40 min @ IC = 10mA or 50mA
- Low VCEsat . . . 0.7V max @ 50mA

#### Zener Diodes

- Two 1/4W Zeners
- Vz = 7V ± 10%
- z<sub>Z</sub> = 15Ω typ

#### Diode

- Close forward voltage match to VBE's of Q1 and Q2
- VPIV = 5.5V min.

<sup>\*</sup>Formerly developmental type TA6119

#### MAXIMUM RATINGS, Absolute-Maximum Values at TA = 25°C

#### Power Dissipation:

Any one transistor  Any one Zener Diode  Total package  Above 25°C  Derate linearly	500 250 750 6.67	mW mW mW mW/°C
Ambient Temperature Range:		
Operating	-40 to +85	°C
Storage	-55 to +150	°C
The following maximum ratings apply for each transistor		
Collector-to-Emitter Voltage (V <sub>CEO</sub> )	15	٧
Collector-to-Base Voltage (V <sub>CBO</sub> )	20	V
Collector-to-Substrate Voltage (VCIO)*	20	V
Emitter-to-Base Voltage (V <sub>EBO</sub> )	5.5	V
Collector Current (IC)	100	mA
Base Current (I <sub>B</sub> )	35	mA
The following maximum ratings apply for each Zener Diode or Diode		
Zener Diode dc Current (I <sub>Z</sub> )	35	mA
Zener Diode-to-Substrate Voltage (VZIO)*	20	V
Diode (D1) Forward Current (IDF)	50	mA
Diode (D1) Reverse Voltage (VDR)	5.5	V
Diode (D1)-to-Substrate Voltage (VDIO)*	20	V

<sup>\*</sup>The collector of each transistor, the cathode of each Zener diode, and the anode of the diode are isolated from the substrate by an internal diode. The substrate must be connected to a voltage which is more negative than any of these isolated terminals in order to

maintain isolation between devices and provide normal transistor action. To avoid undesired coupling between devices, the substrate terminal (5) should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.

# ELECTRICAL CHARACTERISTICS at T $_{A} = 25^{\circ}$ C For Equipment Design

		TEST CONDITIONS		LIMITS				
CHARACTERISTICS	SYMBOL		Typ. Char. Curve Fig. No.	Min.	Тур.	Max.	UNITS	
For Each Transistor:								
Collector-to-Base Breakdown Voltage	V(BR)CBO	I <sub>C</sub> = 100μA, I <sub>E</sub> = 0	-	20	60	-	v	
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	IC = 1mA, IB = 0	_	15	24	-	٧	
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	i <sub>Cl</sub> = 100μA, i <sub>B</sub> = 0, i <sub>E</sub> = 0	-	20	60	-	V	
Emitter-to-Base Breakdown Voltage	V(BR)EBO	I <sub>E</sub> = 500μA, I <sub>C</sub> = 0	-	5.5	6.9	-	٧	
Collector-Cutoff-Current	ICEO	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0	-	-	-	10	μА	
Collector-Cutoff-Current	ІСВО	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	-	-	_	1	μΑ	
DC Forward Current Transfer Ratio	hFE	$V_{CE} = 3V \begin{vmatrix} I_{C} = 10mA \\ I_{C} = 50mA \end{vmatrix}$	2	40	76 75	-		
Forward Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA	3	0.65	0.74	0.85	V	
Collector-to-Emitter Saturation Voltage	V <sub>CEsat</sub>	I <sub>C</sub> = 50mA, I <sub>B</sub> = 5mA	4	-	0.40	0.70	V	
Forward Base-to-Emitter Temp. Coefficient	Δν <sub>ΒΕ/Δ</sub> τ	I <sub>E</sub> = 10mA		-	-1.9	-	mV/°C	
For Transistors Q1 and Q2 (As a Diffe	rential Amplifier):						L	
Absolute Input Offset Voltage	Iv <sub>IO</sub> I	V <sub>CE</sub> = 3V, I <sub>C</sub> , = 1mA	7	-	1.2	5	mV	
Absolute Input Offset Current	10	VCE - 3V, IC/ - IIIIA	8	-	0.7	2.5	μА	
Temp. Coefficient of Offset Voltage	ΙΔν <sub>ιο</sub> /Δτί	_	-	-	5	-	μV/°C	
For Each Zener Diode								
Zener Voltage	٧ <sub>Z</sub>	I <sub>Z</sub> = 10mA	9	6.3	7	7.7	v	
Zener Impedance	<sup>z</sup> Z	IZ = 10mA, f = 1 kHz	10	-	15	25	Ω	
Zener Reverse Current	I <sub>ZR</sub>	V <sub>Z</sub> = +5V	-	-	_	1	μА	
Zener Voltage Temp. Coefficient	ΔV <sub>Z</sub> /ΔΤ	I <sub>Z</sub> = 10mA	9	— i.e.	+3.6 +.05	-	mV/°C %/°C	
Zener-to-Substrate Breakdown Voltage	V(BR)ZIO	I <sub>Z</sub> = 100μA (Terminals 7 & 9)	-	20	60	-	٧	
Dissipation	-	Refer to Example in Application "a"		-	-	250	mW	
For Diode (D1)								
Diode Forward Voltage	V <sub>DF</sub>	I <sub>C</sub> = 10mA, V <sub>CE</sub> = 3V	3	0.65	0.74	0.85	V	
Diode Forward Current	I <sub>DF</sub>		-	-	-	50	mA	
Diode Reverse-Breakdown Voltage	V <sub>(BR)DR</sub>	I <sub>DR</sub> ≈ 500μA	-	5.5	6.9	-	V	
Diode-to-Substrate Breakdown Voltage	V <sub>(BR)DIO</sub>	I <sub>Diode</sub> = 100μA (Terminal 10)	-	20	60	_	٧	
Diode Forward-Voltage Temp. Coefficient	ΔV <sub>DF</sub> /ΔT	I <sub>DF</sub> = 5mA	3	-	-1.9	-	mV/°C	

#### TYPICAL STATIC CHARACTERISTICS




Fig. 2 - hFE vs IC




Fig. 3 - VBE vs IC and VD1 vs ID1




Fig. 4 - VCEsat vs IC at 25°C




Fig. 5 - V<sub>CEsat</sub> vs I<sub>C</sub> at 70°C




Fig. 6 - VBEsat vs IC




Fig. 7 — V<sub>IO</sub> vs I<sub>C</sub> (transistors Q1 and Q2 as a differential amplifier)

CA3093E \_\_\_\_\_\_ File No. 533




Fig. 8 – I<sub>IO</sub> vs I<sub>C</sub> (transistors Q1 and Q2 as a differential amplifier)




Fig. 9 - Typical Zener breakdown voltage vs current





Fig. 10 — Typical Zener impedance vs current

#### TYPICAL APPLICATIONS

 a) ±7V Regulator supplying CA3093E Transistors plus an external load. b) 14V Regulator for Q1, Q2, Q3




Sample Computation for Determining Permissible Zener Dissipation at +25°C.

CA3093E Ratings at  $T_A$  = +25°C Total Diss. Max = 750 mW (Derate @ 6.67 mW/°C above 25°C) Each Zener Diss. Max = 250 mW Max. Zener Current = 35 mA

Assume CA3093E Transistor/Diode Load Dissipation = 350 mW then max. total Zener Diss. ( $P_{Z_1} + P_{Z_2}$ ) = 750 - 350 = 400 mW

$$(I_{Z1} + I_{Z2}) \text{ max } = \frac{400 \text{ mW}}{7 \text{V}} = 57 \text{ mA}$$

(Note: Max. current rating on each Zener is 35 mA)




Typical Load Regulation for I  $_{L}$  = 0 to 25 mA  $\Delta E_{L}/E_{L} \times 100 \approx -6\%$  (no load to full load)  $\Delta E_{L}/E_{L} \times 100 \approx -6\%$   $\Delta E_{L}/E_{L} \times 100$   $\Delta E_{L}/E_{L} \times 100$   $\Delta E_{L}/E_{L} \times 100$ 

Typical Temperature Characteristic

$$\frac{\Delta E_{L}/E_{L}}{\Delta T} \times 100 = +0.05\%/^{\circ}C$$

File No. 533 \_\_\_\_\_\_\_CA3093E

#### c) 8.6V Temp.-Compensated Shunt Regulator




Typical Temperature Characteristic @ R<sub>L</sub> = 330 $\Omega$  $\frac{\Delta E_L/E_L}{\Delta T} \times 100 = \pm 0.007\%$ °C


Typical Load Regulation  $I_L = 0$  to 40 mA  $(\Delta E_L/E_L) \times 100 = -3\%$  (no load to full load)

Typical Line Regulation at R<sub>L</sub> =  $330\Omega$  $\frac{\Delta E_L/E_L}{\Delta E}$  x 100 = ± 0.55%/V

#### e) Off-Line 7V Regulator



#### d) Temp.-Compensated Series Voltage Regulator



Typical Temperature Characteristic @ E<sub>L</sub> = 12V

$$\frac{\Delta E_L/E_L}{\Delta T} \times 100 = \pm 0.009\%/^{\circ}C$$

Typical Load Regulation @  $E_L = 12V$  $I_L = 0 \text{ to } 40 \text{ mA}$ 

$$\frac{\Delta E_L}{E_L}$$
 x 100 = ± 0.4% (no load to full load)

Typical Line Regulation @ 
$$E_L = 12V$$
  

$$\frac{(\Delta E_L/E_L) \times 100}{\Delta E \text{ unreg.}} = \pm 0.45\%/V$$


Typical E Ripple Voltage = 70 mVp-p

Typical Load Regulation = 
$$\frac{\Delta E_L}{E_L}$$
 x 100 = -8.5% (no load to full load)  
I<sub>I</sub> = 0 to 30 mA

Typical Line Regulation = 
$$\frac{(\Delta E_L/E_L) \times 100}{\Delta E_{AC}}$$
 = ± .075%/V

#### **DIMENSIONAL OUTLINE**

#### 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE-JEDEC MO-001-AC



MILLIMETERS		NOTE	HES	INC	SYMBOL	
Χ.	MAX	MIN.	NOTE	MAX.	MIN.	SAMBOL
8	5.08	3.94		0.200	0.155	Α
7	1.27	0.51	1	0.050	0.020	Α1
08	0.50	0.35€		0.020	0.014	В
5	1.65	0.89		0.065	0.035	В1
04	0.30	0.204		0.012	0.008	С
3	19.93	18.93		0.785	0.745	D
5	8.25	7.62		6.325	0.300	E
0	6.60	6.10		0.260	0.240	ε,
2.54 TP		2	0 TP	0.10	e <sub>1</sub>	
7.62 TP		2, 3	0 TP	0.30	e <sub>A</sub>	
1	3.81	3.18		0.150	0.125	L
6	0.76	0.000		0.030	0.000	L <sub>2</sub>
5 <sup>0</sup>	15	00	4	15 <sup>0</sup>	0°	и
16		5	16		N	
	0		6	0		N <sub>1</sub>
0	1.90	1.02		0.075	0.040	0,
2	1.52	0.39		0.060	0.015	s

#### NOTES

Refer to Rules for Dimensioning
 Axial Lead Product Outlines.

- Leads within 0,005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- a applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.



# **Linear Integrated Circuits**

**CA3036** 

#### **DUAL DARLINGTON ARRAY**

Monolithic Silicon

- Two independent low-noise wide-band amplifier channels
- Particularly useful for preamplifier and low-level amplifier applications in singlechannel and stereo systems
- Wide application in low-noise industrial instrumentation amplifiers

# RCA

10-Lead TO-5

#### **HIGHLIGHTS**

- Matched transistors with emitter-follower outputs
- Low-noise performance
- 200-MHz gain-bandwidth product
- Operation from -55°C to +125°C
- Hermetically sealed, all-welded 10-lead TO-5-style metal package




Fig.1 - Schematic Diagram for CA3036.

#### APPLICATIONS

- Stereo phonograph preamplifiers
- Low-level stereo and single channel (8)
- Low-noise, emitter-follower differential amplifiers
- Operational amplifier drivers

#### Maximum Ratings, Absolute-Maximum Values


Power Dissipation, P:		
Any one transistor	300 max.	mW
Total for array	600 max.	mW
Temperature Range:		
Operating	-55 to +125	°C
Storage	-65 to +150	$^{\mathrm{o}}\mathrm{C}$
The following ratings apply for each transistor	in the array	:
Collector-to-Emitter Voltage, VCEO	15 max.	V
Collector-to-Base Voltage, VCBO	30 max.	V
Emitter-to-Base Voltage, V <sub>EBO</sub>	5 max.	V
Collector Current, Ig	50 max.	mA

	INC	HES			METERS	
SYMBOL			NOTE			
	MIN.	MAX.		MIN.	MAX.	
а	0.23	30 TP	2	5.8	4 TP	
A1	0	10		0	0	
A <sub>2</sub>	0.165	0.185		4.19	4.70	
φB	0.016	0.019	3	0.407	0.482	
φB1	0	0		0	0	
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533	
φD	0.335	0.370		8.51	9.39	
øD1	0.305	0.335		7.75	8.50	
F1	0.020	0.040		0.51	1.01	
j	0.028	0.034		0.712	0.863	
k	0.029	0.045	4	0.74	1.14	
L1	0.000	0.050	3	0.00	1.27	
L <sub>2</sub>	0.250	0.500	3	6.4	12.7	
L3	0.500	0.562	3	12.7	14.27	
α	36	TP		36º TP		
N		10	6	10		
N1		1	5		1	

#### NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi$ B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$ B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

#### DIMENSIONAL OUTLINE



## ELECTRICAL CHARACTERISTICS, at TA = 25°C

					LIMITS		
	CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		TYPE CA3036		UNITS
				Min.	Typ.	Max.	
	Collector-Cutoff Current	I <sub>CB0</sub>	V <sub>CB</sub> = 5V, I <sub>E</sub> = 0		-	0.5	$\mu$ A
For Each	Collector-Cutoff Current	ICEO	VCE =10 V, IB =0			5	μA
Transistor	Collector-to-Emitter Breakdown Voltage	V(BR)CEO	$I_C = 1 \text{ mA}, I_B = 0$	15	20		٧
(Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub> )	Collector-to-Base Breakdown Voltage	V(BR)CB0	$I_{C} = 10 \mu\text{A}, I_{E} = 0$	30	44		٧
	Emitter-to-Base Breakdown Voltage	V(BR)EB0	$I_E = 10 \mu\text{A}, I_C = 0$	5	6		٧
For Either Input Transistor (Q1 or Q3)	Static Forward Current-Transfer Ratio	þFE	$I_{C1}$ or $I_{C3} = 1$ mA	30	82		
For Either	Emitter-to-Base Breadkown Voltage	V(BR)EBO(D)	$I_{E2}$ or $I_{E4} = 10 \mu\text{A}$	10	12.6		٧
Darlington Pair (Q <sub>1</sub> , Q <sub>2</sub> or Q <sub>3</sub> , Q <sub>4</sub> )	Static Forward Current-Transfer Ratio	hFE(D)	$\begin{vmatrix} I_{C1} + I_{C2} \\ or \\ I_{C3} + I_{C4} \end{vmatrix} = 1 \text{ mA}$	1000	4540		_
	Short-Circuit Forward Current-Transfer Ratio	h <sub>fe</sub>			82		-
For Each	Short-Circuit Input Impedance	hie	f = 1 kHz		2.6K		Ω
Input Transistor (Q1 or Q3)	Open-Circuit Output Admittance	hoe	IC1 or IC3 = 1 mA	-	7	-	μ <b>mho</b>
(41 % 43)	Open-Circuit Reverse Voltage-Transfer Ratio	h <sub>re</sub>		-	9.8 x 10 <sup>-5</sup>		-
	Short-Circuit Forward Current-Transfer Ratio	hfe(D)			1300		
	Short-Circuit Input Impedance	hie(D)	f = 1 kHz		82K		Ω
	Open-Circuit Output Admittance	hoe(D)	IC1 + IC2)	-	108	-	$\mu$ mho
For Either	Open-Circuit Reverse Voltage-Transfer Ratio	h <sub>re</sub> (D)	or $\rangle = 1 \text{ mA}$		2.7 x 10-3		
Darlington Pair	Voltage Gain	A(D)	IC3 + IC4)	-	26	-	dB
(Q1, Q2 or Q3, Q4)	Power Gain	Gp(D)		1	47	-	dB
			f = 100 Hz	-	0.2	3	μ <b>V</b> (rms)
	Noise Voltage See Fig.3 for Test Circuit	EN	f = 1 kHz		0.05	0.3	
	See Fig. 5 for Fest Official		f = 10 kHz		0.012	0.1	√ f(Hz)
	Forward Transfer Admittance	Уfе			0.68 + j 7.9		mmho
For Either	Input Admittance (Output Short-Circuited)	Уie	f = 50 MHz		4.14 + j 5.95	-	mmho
Input Transistor	Output Admittance (Input Short-Circuited)	Уое	I <sub>C1</sub> or I <sub>C3</sub> = 2 mA		1.94 + j 2.64		mmho
(Q1 or Q3)	Reverse Transfer Admittance (Input Short-Circuited)	Уге	52 00		Negligible		mmho
For either	Input Admittance (Output Short-Circuited)	yie(D)	f = 50 MHz		1.71 + j 2.8	-	mmho
Darlington Pair	Output Admittance (Input Short-Circuited)	Уоe(D)	C1 +  C2  = 2  mA		3.96 + j 2.6		mmho
(Q1, Q2 or Q3, Q4)	Gain-Bandwidth Product	f <sub>T</sub> (D)	IC3 + IC4) - 2 IIIA	150	200		MHz





Fig. 2 - Block Diagram of Stereo System using CA3036 as Phono Preamplifier.



92CS-14628 Fig.3 - Noise Voltage Test Circuit for CA3036.



# Linear Integrated Circuits CA3018 CA3018A

## General-Purpose Transistor Arrays

Monolithic Silicon

The CA3018 and CA3018A consist of four general purpose silicon n-p-n transistors on a common monolithic substrate.

Two of the four transistors are connected in the Darlington, configuration. The substrate is connected to a separate terminal for maximum flexibility.

The transistors of the CA3018 and the CA3018A are well suited to a wide variety of applications in low-power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits but in addition they provide the advantages of close electrical and thermal matching inherent in integrated circuit construction.

The CA3018A is similar to the CA3018 but features tighter control of current gain, leakage, and offset parameters making it suitable for more critical applications requiring premium performance.

#### APPLICATIONS

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated-Circuit Transistor Array" for suggested Applications.

# TWO ISOLATED TRANSISTORS AND A DARLINGTON-CONNECTED TRANSISTOR PAIR



For Low-Power Applications <sub>10</sub>
at Frequencies from DC

#### **FEATURES**

- Matched monolithic general purpose transistors
- H<sub>FE</sub> matched ± 10%
- V<sub>BE</sub> matched ± 2 mV CA3018A (± 5mV CA3018)
- Operation from DC to 120 MHz

Through the VHF Range

- Wide operating current range
- $\bullet$  CA3018A performance characteristics controlled from 10  $\mu$  A to 10mA
- Low noise figure - 3.2 dB typical at 1KHz
- Full military temperature range capability (-55 to + 125°C)




Fig. 1 - Schematic Diagram for CA3018 and CA3018A

50 mA

#### Maximum Ratings, Absolute-Maximum Values, at TA = 25°C The following ratings apply for each transistor in the device:

maximom warrings, Absorbie-ma	XIIII0III 1410	03, ul l.A. 20 4	
	CA3018	CA3018A	
Power Dissipation, P:			
Any one transistor	300	300 mW	
Total package	450	450 mW	
Derate at 5 mW/°C for T <sub>A</sub> > 85°C			
Temperature Range:			
Operating	-55 to + 125	-55 to + 125°C	

Storage. . . . . . . . . . . . -65 to + 150 -65 to + 150 °C

\*The collector of each transistor of the CA3018 and CA3018A is isolated from the substrate by an integral diode. The substrate (terminal 10) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

Collector Current, I<sub>C</sub> ....... 50

Characteristics apply for each transistor in the CA3018 and CA3018A as specified.

ELECTRICAL CHARACTERISTICS at T <sub>A</sub> = 25°C	SYMBOLS	SPECIAL TEST CONDITIONS		CA3018 LIMITS			CA3018A LIMITS		Units	CHARAC- TERISTICS CURVES
· A ·			Min.	Тур.	Max.	Min.	Тур.	Max.		Fig.
STATIC CHARACTERISTICS										
Collector-Cutoff Current	I <sub>CB0</sub>	V <sub>CB</sub> =10V,I <sub>E</sub> =0	-	0.002	100	-	0.002	40	nA	2
Collector-Cutoff Current	<sup>I</sup> CE0	V <sub>CE=</sub> 10V,I <sub>B</sub> =0	-	See Curve	5	-	See Curve	0.5	μΑ	3
Collector-Cutoff Current Darlington Pair	<sup>I</sup> CEOD	V <sub>CE</sub> =10V,I <sub>B</sub> =0	-	-	-	-	-	5	μΑ	-
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CE0</sub>	IC=1mA,IB=0	15	24	-	15	24	-	٧	_
Collector-to-Base Breakdown Voltage	V <sub>(BR)CB0</sub>	C=10/τ <b>∀</b> ' E=0	20	60	-	30	60	-	٧	-
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	1 <sub>E</sub> =10μ <b>A</b> ,I <sub>C</sub> =0	5	7	-	5	7	-	٧	-
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>C</sub> =10,μA,I <sub>CI</sub> =0	20	60,	1	40	60	-	٧	_
Collector-to-Emitter Saturation Voltage	v <sub>CES</sub>	IB=1mA,IC=10mA	-	0.23	-	-	0.23	0.5	٧	-
Static Forward Current Transfer Ratio	h <sub>FE</sub>	$V_{CE}=3V$ , $\begin{cases} I_{C}=10mA \\ I_{C}=1mA \\ I_{C}=10\mu\Delta \end{cases}$	- 30 -	100 100 54	1 1 1	50 60 30	100 100 54	- - -	- - -	4
Magnitude of Static-Beta Ratio (Isolated Transistors Q <sub>1</sub> and Q <sub>2</sub> )		V <sub>CE</sub> =3V,I <sub>C1</sub> =I <sub>C2</sub> =1mA	0.9	0.97	-	0.9	0.97	-	-	4
Static Forward Current Transfer Ratio Darlington Pair (Q <sub>3</sub> & Q <sub>4</sub> )	h <sub>FED</sub>	V <sub>CE=3V</sub> {   C= 1mA   C=100,△A	1500 -	5400 -	1 1,	2000 1000	5400 2800	-	-	5
Base-to-Emitter Voltage	v <sub>BE</sub>	V <sub>CE</sub> =3V   E=1mA   E=10mA	-	0.715 0. <b>800</b>	-	0.600	0.715 0.800	0.800 0.900	٧	6
Input Offset Voltage	V <sub>BE 1</sub>	V <sub>CE</sub> =3V,I <sub>E</sub> =1mA	-	0.48	5	-	0.48	2	mV	6,8
Temperature Coefficient: Base-to-Emitter Voltage Q <sub>1</sub> ,Q <sub>2</sub>	<u> ∆v<sub>BE</sub> </u> ∆t	V <sub>CE</sub> =3V,I <sub>E</sub> =1mA	-	-1.9	1	-	-1.9	-	mv∕°c	7
Base (Q <sub>3</sub> )-to-Emitter (Q <sub>4</sub> ) Voltage-Darlington Pair	V <sub>BED</sub> (V <sub>9-1</sub> )	V <sub>CE</sub> =3V	-	1.46 1.32	1 1	1.10	1.46 1.32	1.60 1.50	٧	9
Temperature Coefficient: Base-to-Emitter Voltage Darlington Pair-Q <sub>3</sub> ,Q <sub>4</sub>	∆V <sub>BED</sub>   △T	V <sub>CE</sub> =3V,I <sub>E</sub> =1mA	-	4.4	1	-	4.4	-	mv/oC	10
Temperature Coefficient: Magnitude of Input-Offset Voltage	V <sub>BE1</sub> -V <sub>BE2</sub> △T	V <sub>CC</sub> =+6V,V <sub>EE</sub> =-6V, IC <sub>1</sub> =IC <sub>2</sub> =1mA	-	10	-	-	10	-	μ <b>ν</b> / <sub>0</sub> c	-

### **ELECTRICAL CHARACTERISTICS, (CONT'D)**

Low Frequency Noise Figure	NF	f=1 KHz,V <sub>CE</sub> =3V Source resistance		-	3.25	-	_	3.25	-	dB	11(b)
Low-Frequency,Small-Signal Equivalent-Circuit Characteristics:											
Forward Current-Transfer Ratio	h <sub>fe</sub>			-	110	-	-	110	-	-	12
Short-Circuit Input Impedance	h <sub>ie</sub>			-	3.5	-	-	3.5	-	<b>K</b> Ω	12
Open-Circuit Output Impedance	h <sub>oe</sub>	f=1kHz,V <sub>CE</sub> =3V,I	C≈1mA	[-	15.6	-	-	15.6	-	$\mu$ mho	12
Open-Circuit Reverse Voltage-Transfer Ratio	h <sub>re</sub>			-	1.8x10-4	1	1	1.8x10-4	-	1	12
Admittance Characteristics:											
Forward Transfer Admittance	Yfe			-	31-j1.5	-	-	31-j1.5	-	mmho	13
Input Admittance	Yie	7		-	0.3+j0.04	-	-	0.3+j0.04	-	mmho	14
Output Admittance	Yoe	f=1MHz,V <sub>CE</sub> =3V,	,I <sub>C</sub> =1mA	-	0.001+j0.03	-	-	0.001+j0.03	-	mmho	15
Reverse Transfer Admittance	Yre			Se	e Curve			See Curve		mmho	16
Gain-Bandwidth Product	f <sub>T</sub>	V <sub>CE</sub> =3V,I <sub>C</sub> =3mA		300	500	-	300	500	-	MHz	17
Emitter-to-Base Capacitance	CEB	V <sub>EB</sub> =3V,I <sub>E</sub> =0		-	0.6	-	-	0.6	-	pF	-
Collector-to-Base Capacitance	ССВ	V <sub>CB</sub> =3V,I <sub>C</sub> =0		-	0.58	-	-	0.58	-	pF	-
Collector-to-Substrate Capacitance	CCI	V <sub>C 1</sub> =3V,1 <sub>C</sub> =0		-	2.8	_	_	2.8	_	pF	

#### STATIC CHARACTERISTICS




Fig.2 - Typical Collector-To-Base Cutoff Current vs Ambient Temperature for Each Transistor.




Fig.3 - Typical Collector-To-Emmiter Cutoff Current vs Ambient Temperature for Each Transistor.




Fig.4 - Typical Static Forward Current-Transfer Ratio and Beta Ratio for Transistors Q, and Q<sub>2</sub> vs Emitter Current.




Fig.6 - Typical Static Base-to-Emitter Voltage Characteristic and Input Offset Voltage for Q<sub>1</sub> and Q<sub>2</sub> vs Emitter Current.




Fig.8 - Typical Offset Voltage Characteristic vs Ambient Temperature




Fig.5 - Typical Static Forward Current - Transfer Ratio for Darlington-connected Transisters Q<sub>3</sub> and Q<sub>4</sub> vs Emitter Current.




Fig.7 - Typical Base-To-Emitter Voltage Characteristic for Each Transistor vs Ambient Temperature




Fig.9 - Typical Static Input Voltage Characteristic for Darlington Pair (Q<sub>3</sub> and Q<sub>4</sub>) vs Emitter Current

CA3018, CA3018A — File No. 338




Fig. 10 - Typical Static Input Voltage Characteristic for Darlington Pair (Q<sub>3</sub> and Q<sub>4</sub>) vs Ambient Temperature.

#### TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.11(a) - Noise Figure vs Collector Current,  $R_{\rm S}$  = 500  $\Omega$ .




Fig.11(c) - Noise Figure vs Collector Current,  $R_S = 10 \text{ K}\Omega$ .




Fig.11(b) - Noise Figure vs Collector Current,  $R_S = 1 \text{ K}\Omega$ .




Fig.12 - Forward Current-Transfer Ratio (h<sub>fe</sub>), Short-Circuit Input Impedance (h<sub>ie</sub>), Open-Circuit Output Impedance (h<sub>oe</sub>), and Open-Circuit Reverse Voltage-Transfer Ratio (h<sub>re</sub>) vs Collector Current

#### TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig. 13 - Forward Transfer Admittance (Yfe)




Fig.14 - Input Admittance (Yie)




Fig. 15 - Output Admittance (Yoe)




Fig. 16 - Reverse Transfer Admittance (Yre) DIMENSIONAL OUTLINE





Fig. 17 - Typical Gain-Bandwidth Product (fT) vs Collector Current



- dip -

N	o.	ГΕ	S

- 1. Refer to Rules for Dimensioning Axial Lead Product Out-
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi$ B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$ B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diamerer is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

MILLIMETERS

0

4.70

0.482

0

0.533

9.39

8.50

1 01

0.863

1.27

12.7

30° TP

12

0

4.19

0.407

0

0.407

R 51

7.75

0.51

0.712

0.74

6.4

NOTE

3 0.00

3 12.7 14.27

0

0


0.045



# **Linear Integrated Circuits**

Monolithic Silicor

CA3118AT CA3146AE CA3183AE CA3118T CA3146E CA3183E



# **High-Voltage Transistor Arrays**

#### **Applications**

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- Lamp and relay drivers (CA3183AE, E)
- Thyristor firing (CA3183AE, E)

#### eatures

- Matched general-purpose transistors
- V<sub>RF</sub> matched ±5mV max.
- Operation from DC to 120 MHz (CA3118AT, T; CA3146AE, E)
- Low-noise figure: 3.2dB typ. at 1kHz (CA3118AT, T; CA3146AE, E)
- High I<sub>C</sub>: 75mA max. (CA3183AE, E)

RCA-CA3118AT, CA3118T, CA3146AE, CA3146E, CA3183AE, and CA3183E\* are general-purpose high-voltage silicon n-p-n transistor arrays on a common monolithic substrate.

Types CA3118AT and CA3118T consist of four transistors with two of the transistors connected in a Darlington configuration. These types are well suited for a wide variety of applications in low-power systems in the DC through VHF range. Both types are supplied in a hermetically sealed 12-lead TO-5 type package and operate over the full military temperature range. (CA3118AT and CA3118T are high-voltage versions of the popular predecessor type CA3018.

Types CA3146AE and CA3146E consist of five transistors with two of the transistors connected to form a differentially-connected pair. These types are recommended for low-power applications in the DC through VHF range. Both types are supplied in a 14-lead dual-in-line plastic package and operate over the ambient temperature range of -40°C to +85°C. (CA3146AE and CA3146E are high-voltage versions of the popular predecessor type CA3046.)

Types CA3183AE and CA3183E consist of five high-current transistors with independent connections for each transistor. In addition two of these transistors (Q1 and Q2) are matched at low-current (i.e. 1mA) for applications where offset parameters are of special importance. A special substrate terminal is also included for greater flexibility in circuit design. Both types are supplied in a 16-lead dual-in-line plastic package and operate over the ambient temperature range of -40°C to +85°C. (CA3183AE and CA3183E are high-voltage versions of the popular predecessor type CA3083.)

The types with an "A" suffix are premium versions of their non-"A" counterparts and feature tighter control of breakdown voltages making them more suitable for higher voltage applications.

For detailed application information, see companion Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated Circuit Transistor Array."


TYPE	P⊤●	¹c	V <sub>CEO</sub>	V <sub>СВО</sub>	VCE sat. at 10 mA	hFE at 1 mA,	V <sub>IO</sub> Diff, Pair	I <sub>IO</sub>	T <sub>A</sub> Range (Operating)
	max.	max.	max.	max.	typ.	&∨ <sub>CE</sub> =5∨	max.	max.	(0,00.0g)
1	mW	mA	V	V	V	typ.	mV	μA	°c
VALUES APPLY F	OR EACH T	RANSIST	OR						
CA3118AT	300	50	40	50	0.33	95	±5	2	-55 - +125
CA3118T	300	50	30	40	0.33	95	±5	2	-55 +125
CA3146AE	300	50	40	50	0.33	95	±5	2	-40 <b>-</b> +85
CA3146E	300	50	30	40	0.33	95	±5	2	-40 - +85
CA3183AE	500	75	40	50	0.16	75	±5	2.5	-40 - +85
CA3183E	500	75	30	40	0.16	75	±5	2.5	-40 - +85

<sup>■</sup> Caution on Total Package Power Dissipation: The maximum total package dissipation rating for the CA3118 Series circuits is 450 mW at temperatures up to +85°C, then derate linearly at 5 mW°C. The maximum total package dissipation rating for the CA3146 and CA3183 Series circuits is 750 mW at temperatures up to +55°C, then derate linearly at 6.67 mW°C.

See page 2 for a comparison of related predecessor types with types in this data bulletin.

MAXIMUM RATINGS, Absolute-Maximum Values at T <sub>A</sub> = 25°C	
Power Dissipation:	
Any one transistor –	
CA3118AT, CA3118T, CA3146AE, CA3146E	mW
CA3183AE, CA3183E	mW
Total package —	
Up to 85°C (CA3118AT, CA3118T)	mW
Up to 55°C (CA3146AE, CA3146E, CA3183AE, CA3183E)	mW
Above 85°C (CA3118AT, CA3118T) derate linea	
Above 55°C (CA3146AE, CA3146E, CA3183AE, CA3183E) derate linea	rly 6.67 mW/°C
Ambient Temperature Range:	
Operating —	
CA3118AT, CA3118T	
CA3146AE, CA3146E, CA3183AE, CA3183E40 to +	
Storage (all types)65 to +	+150 °C
The following ratings apply for each transistor in the device:	
Collector-to-Emitter Voltage (VCEO):	
CA3118AT, CA3146AE, CA3183AE	V
CA3118T, CA3146E, CA3183E	V
Collector-to-Base Voltage (V <sub>CRO</sub> ):	
CA3118AT, CA3146AE, CA3183AE	V
CA3118T, CA3146E, CA3183E	V
Collector-to-Substrate Voltage (VCIO): ■	
CA3118AT, CA3146AE, CA3183AE	V
CA3118T, CA3146E, CA3183E	v
Emitter-to-Base Voltage (V <sub>EBO</sub> ) all types	v
Collector Current —	•
CA3118AT, CA3118T, CA3146AE, CA3146E	mA
CA3183AE, CA3183E	mA
Base Current (I <sub>B</sub> ) — CA3183AE, CA3183E	mA

<sup>■</sup> The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.






Fig. 1 — Schematic diagrams of high-voltage arrays.

### COMPARISON OF RELATED PREDECESSOR TYPE WITH TYPES IN THIS DATA BULLETIN

	DATA FILE NO.	V <sub>CEO</sub> min.	V <sub>CBO</sub> min.	VCE sat. typ. V IC=10 mA	V <sub>BE</sub> typ. V	I <sub>C</sub> max. mA	C <sub>CB</sub>	C <sub>CI</sub> typ. pF	C <sub>EB</sub>
CA3018	338	15	20	0.23	0.715	50	0.58	2.8	0.6
CA3018A	338	15	20	0.23	0.715	50	0.58	2.8	0.6
CA3118AT		40	50	0.33	0.730	50	0.37	2.2	0.7
CA3118T		30	40	0.33	0.730	50	0.37	2.2	0.7
				IC=10mA	IC=1 mA				
CA3046	341	15	20	0.23	0.715	50	0.58	2.8	0.6
CA3146AE		40	50	0.33	0.730	50	0.37	2.2	0.7
CA3146E		30	40	0.33	0.730	50	0.37	2.2	0.7
				IC=50mA	IC=10 mA				
CA3083	481	15	20	0.4	0.74	100	_	_	- 1
CA3183AE		40	50	1.7	0.75	75	-	_	-
CA3183E		30	40	1.7	0.75	75	-	-	-

NOTE: Related predecessor types are shown in shaded areas.

#### STATIC ELECTRICAL CHARACTERISTICS - CA3118 and CA3146 Series

		TEST	CONDITIO	VS_			LIN	IITS			
				Тур.	CA311	8AT, CA	3146AE	CA3118	ST, CA3	146E	]
CHARACTERISTICS	SYMBOL	T <sub>A</sub> =	250C	Char.							UNITS
		'А		Curve Fig. No.	Min.	Тур.	Max.	Min.	Тур.	Max.	}
For Each Transistor:	L			· .g	141117.	170.	I WIGA.		170.	14,07.	
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10	uΑ, I <sub>E</sub> = 0	-	50	72	_	40	72	-	v
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	IC = 1m	A, I <sub>B</sub> = 0	-	40	56	_	30	56	_	v
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I <sub>CI</sub> = 10	μA, I <sub>B</sub> = 0	-	50	72	-	40	72	-	v
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	IE = 10	ιΑ, I <sub>C</sub> = 0	-	5	7	-	5	7	-	v
Collector-Cutoff Current	<sup>1</sup> CEO	V <sub>CE</sub> = 1	0V, I <sub>B</sub> = 0	2	-	see curve	5	-	see curve	5	μΑ
Collector-Cutoff Current	¹сво	V <sub>CB</sub> = 1	0V, IE = 0	3	-	0.002	100	_	0.002	100	nA
D0 F1 0			I <sub>C</sub> =10 mA	4	_	85	-	_	85	_	
DC Forward-Current Transfer Ratio	hFE	V <sub>CE</sub> =5V	IC=1 mA	4	30	100	_	30	100		] -
			I <sub>C</sub> =10μA	4		90		=	90		
Base-to-Emitter Voltage	VBE	V <sub>CE</sub> = 3	V, I <sub>C</sub> = 1 mA	5	0.63	0.73	0.83	0.63	0.73	0.83	V
Collector-to-Emitter Saturation Voltage	V <sub>CEsat</sub>	I <sub>C</sub> = 10r	mA, IB = 1 mA	6	-	0.33	-	-	0.33	-	٧
For transistors Q3 and Q4 (D	arlington Con	figeration):									
Collector-Cutoff CA31	I 18AT CE	V <sub>CE</sub> = 1	0V, I <sub>B</sub> = 0	-	-	_	5	-	-	-	μΑ
DC Forward-Current CA31 Transfer Ratio	18T	V <sub>CE</sub> = 5	V, I <sub>C</sub> = 1 mA	7	1500	9000	-	1500	9000	-	-
Base-to-Emitter	V <sub>BE</sub>	V <sub>CF</sub> =5V	IE = 10mA	8	_	1.46	-	-	1.46		V
(Q3 to Q4)		————	IE = 1 mA	8,9		1.32	-		1.32		
Magnitude of Base-to- Emitter Temperature Coefficient	$\frac{\Delta V_{BE}}{\Delta T}$	V <sub>CE</sub> = 5	V, I <sub>E</sub> = 1 mA	-	-	4.4	-	-	4.4	-	mV/°C
For transistors Q1 and Q2 (A	S a Differentia	l Amplifier):									
Magnitude of Input Offset Voltage VBE1 = VBE2	[V10]	V <sub>CE</sub> = 5	V, IE = 1 mA	10,11	_	0.48	5		0.48	5	mV
Magnitude of CA31187		V <sub>CE</sub> = 5		-	0.9	1.0	1.1	0.9	1.0	1.1	-
Magnitude of Base-to- Emitter Temperature Coefficient	∆V <sub>BE</sub>	V <sub>CE</sub> = 5		-	_	1.9	-	-	1.9	-	mV/ºC
Magnitude of V <sub>IO</sub> (V <sub>BE1</sub> - V <sub>BE2</sub> ) Temperature Coefficient	<u> </u> <u>△</u> V <sub>10</sub>	V <sub>CE</sub> = 5	V, <sub>2</sub> = 1 mA	-	_	1.1	-	_	1.1	-	μV/°C
Magnitude of Input Offset Current CA31466 only	luo l	V <sub>CE</sub> = 5	V, <sub>2</sub> = 1 mA	12	_	0.3	2	-	0.3	2	μΑ

#### DYNAMIC ELECTRICAL CHARACTERISTICS — CA3118 and CA3146 Series

		TEST CONDITIO	ONS							
CHARACTERISTICS	SYM- BOL	T <sub>A</sub> = 25°C	Typ. Char. Curve		CA3118A1			CA3118T CA3146E		UNIT
			Fig.No.	Min.	Typ.	Max.	Min.	Typ.	Max.	1
Low Frequency Noise Figure	NF	$f = 1 kHz$ , $V_{CE} = 5V$ , $I_{C} = 100 \mu A$ , Source resistance = 1 k $\Omega$	14	-	3.25	-	-	3.25	_	dB
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:										
Foward-Current Transfer Ratio	h <sub>fe</sub>	f = 1kHz, V <sub>CE</sub> = 5V,	16	-	100	-	-	100	-	-
Short-Circuit Input Impedance	h <sub>ie</sub>	IC = 1mA	16	-	2.7	-	-	3.5	-	kΩ
Open-Circuit Output Impedance	hoe	1	16	_	15.6	-	-	15.6	-	μmho
Open-Circuit Reverse - Voltage Transfer Ratio	h <sub>re</sub>	1	16	-	1.8×10 <sup>-4</sup>	-	-	1.8×10 <sup>-4</sup>	-	-
Admittance Characteristics:										
Foward Transfer Admittance	Yfe		17	-	31-j1.5	-	-	31-j1.5	-	mmho
Input Admittance	Yie	f = 1MHz, V <sub>CE</sub> = 5V,	18	-	0.35+j0.04	-	-	0.3+j0.04	-	mmho
Output Admittance	Yoe	IC = 1mA	19	-	0.001+j0.03	_	1	0.001+j0.03	_	mmho
Reverse Transfer Admittance	Yre		20		See curve			See curve		mmho
Gain-Bandwidth Product	fΤ	V <sub>CE</sub> = 5V, I <sub>C</sub> = 3mA	21	300	500	-	300	500	-	MHz
Emitter-to-Base Capacitance	СЕВ	V <sub>EB</sub> = 5V, I <sub>E</sub> = 0	22	-	0.70	-	_	0.70	-	pF
Collector-to-Base Capacitance	ССВ	V <sub>CB</sub> = 5V, I <sub>C</sub> = 0	22	-	0.37	-	-	0.37	-	ρF
Collector-to-Substrate Capacitance	CCI	V <sub>CI</sub> = 5V, I <sub>C</sub> = 0	22	-	2.2	-	-	2.2	-	ρF

#### STATIC ELECTRICAL CHARACTERISTICS - CA3183 Series

		TEST CONDITION	NS			LIN	IITS			
CHARACTERISTICS	SYMBOL	T <sub>A</sub> = 25°C	Typ. Char Curve	C	:A3183A	E		CA318	3E	UNITS
			Fig. No.	Min.	Тур.	Max.	Min.	Тур.	Max.	
For Each Transistor:										
Collector-to-Base Breakdown Voltage	V <sub>(BR)</sub> CBO	I <sub>C</sub> =100μΑ, I <sub>E</sub> =0	-	50	-	-	40	_	-	v
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	I <sub>C</sub> =1mA, I <sub>B</sub> =0	-	40	-	-	30	-	_	٧
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I <sub>CI</sub> =100μΑ, I <sub>B</sub> =0, I <sub>E</sub> = 0	-	50	_	-	40	-	_	v
Emitter-to-Base Breakdown Voltage	V(BR)EBO	I <sub>E</sub> = 500μA, I <sub>C</sub> = 0	-	5	-	-	5	-	-	v
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0	23	-	-	10	_	-	10	μΑ
Callector-Cutoff Current	СВО	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	24	_	-	1	-	-	1	μΑ
DC Forward-Current	hEE	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 10mA	25,26	40	_	_	40		_	_
Transfer Ratio	''FE	V <sub>CE</sub> = 5V, I <sub>C</sub> = 50mA	-	40	-	-	40	_	-	
Base-to-Emitter Voltage	VBE	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA	27	0.65	0.75	0.85	0.65	0.75	0.85	V
Collector-to-Emitter Saturation Voltage	*V <sub>CEsat</sub>	I <sub>C</sub> = 50mA, I <sub>B</sub> = 5mA	28	_	1.7	3.0	-	1.7	3.0	v
For Transistors Q1 and Q2	(As a Differe	ntial Amplifier):			•					
Absolute Input Offset Voltage	v <sub>10</sub>	V = 2V 1 4 5	29	_	0.47	5	-	0.47	5	mV
Absolute Input Offset Current	וסוין	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	30	_	0.78	2.5		0.78	2.5	μΑ

<sup>\*</sup> A maximum dissipation of 5 transistors x 5 mW = 750mW is possible for a particular application.

#### TYPICAL STATIC CHARACTERISTICS CURVES - CA3118 and CA3146 SERIES




Fig. 2 - I<sub>CEO</sub> vs. T<sub>A</sub> for any transistor.




Fig. 4 - h FE vs. I C for any transistor.




Fig. 6 – V<sub>CE</sub> sat vs. I<sub>C</sub> for any transistor.




Fig. 3 – I<sub>CBO</sub> vs. T<sub>A</sub> for any transistor.




Fig. 5 - VBE vs. TA for any transistor.




Fig. 7 — h<sub>FE</sub> vs. 1<sub>C</sub> for Darlington pair (Q3 and Q4) for types CA3118AT and CA3118T.

#### TYPICAL STATIC CHARACTERISTICS CURVES - CA3118 and CA3146 SERIES




Fig. 8 - V<sub>BE</sub> vs. I<sub>E</sub> for Darlington pair (Q3 and Q4).




Fig. 9 - VBE vs. TA for Darlington pair (Q3 and Q4).




Fig.  $10 - V_{IO}$  vs.  $T_A$  for Q1 and Q2.




Fig. 11 –  $V_{BF}$  and  $V_{IO}$  vs.  $I_F$  for Q1 and Q2.




Fig. 12 - I<sub>IO</sub> vs. I<sub>C</sub> (Q1 and Q2) for types CA3146AE and CA3146E.

#### TYPICAL DYNAMIC CHARACTERISTICS CURVES (FOR ANY TRANSISTOR) - CA3118, CA3146 SERIES




Fig. 13 - NF vs.  $I_C @ R_S = 500 \Omega$ .




Fig. 14 - NF vs.  $I_C @ R_S = 1k \Omega$ .




Fig. 15 - NF vs.  $I_C @ R_S = 10k \Omega$ .




Fig. 16 - hfe, hie, hoe, hre vs. Ic.




Fig. 17 - y fe vs. f.




Fig.  $18 - y_{ie}$  vs. f.

#### TYPICAL DYNAMIC CHARACTERISTICS CURVES (FOR ANY TRANSISTOR) - CA3118, CA3146 SERIES




Fig.  $19 - y_{0e}$  vs. f.




Fig.  $20 - y_{re}$  vs. f.




Fig. 21 - f T vs. 1 C.




Fig. 22 — C<sub>EB</sub>, C<sub>CB</sub>, C<sub>CI</sub> vs. bias voltage

#### TYPICAL STATIC CHARACTERISTICS CURVES - CA3183 SERIES




Fig. 23 - ICFO vs. TA for any transistor.




Fig. 24 - I<sub>CBO</sub> vs. T<sub>A</sub> for any transistor.

#### TYPICAL STATIC CHARACTERISTICS CURVES - CA3183 SERIES




Fig. 25 - h FE vs. TA for any transistor.




Fig. 26 — h F E vs. I C for any transistor.




Fig. 27 - VBE vs. Ic for any transistor.




Fig. 28 - V<sub>CE</sub> sat vs. I<sub>C</sub> for any transistor.




Fig. 29 –  $|V_{IO}|$  vs.  $I_C$  for differential amplifier (Q1 and Q2).







Fig.  $30 - |I_{IO}|$  vs.  $I_C$  for differential amplifier (Q1 and Q2).

#### **DIMENSIONAL OUTLINES** 12-LEAD PACKAGE JEDEC MO-006-AG







#### 14-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AB

SYMBOL	INC	HES	NOTE	MILLIM	ETERS	
JIMBOL	MIN	MAX	NOTE	MIN	MAX	
A	.155	.200		3.94	5.08	
A	020	.050	1	51	1.27	
В	014	020		.356	.508	
В	.050	065	1	1.27	1.65	
c	.008	.012		. 204	.304	
D	745	.770	1	18.93	19.55	
Ε	. 300	325		7.62	8.25	
Εį	. 240	. 260	1	6.10	6.60	
•1	100	TP	2	2.54	TP	
*A	.300	TP	2, 3	7.62	TP	
L	.125	150		3.18	3.81	
L2	.000	030	1	.000	.76	
а	00	150	4	00	150	
N	1	4	5	14		
N	) :	)	6	0		
01	.040	.075		1.02	1.90	
\$	.065	.090		1.66	2.28	

SYMBOL	INC	HES	NOTE	MILL	METERS	
	MIN.	MAX.	<b></b>	MIN.	MAX.	
8	.2:		2		4 TP	
A <sub>1</sub>	0	0	L	0	0	
A <sub>2</sub> øB	.165	-185	,	4.19	4.70	
	.016	.019	3	.407	.482	
ΦΒ <sub>1</sub> ΦΒ <sub>2</sub>	0 .016	.021	3	.407	.533	
⊅D	.335	.370		8.51	9.39	
ΦD <sub>1</sub>	.305	.335	1	7.75	8.50	
F <sub>1</sub>	.020	.040		.51	1.01	
ı	.028	.034		.712	.863	
k	.029	.045	4	.74	1.14	
Lj	.000	.050	3	.00	1.27	
L <sub>2</sub> L <sub>3</sub>	.250	.500	3	6.4	12.7	
L3	.500	.562	3	12.7	14.27	
4		TP		30° TP		
N	13	2	6	12	?	
N <sub>1</sub>	1		5	1		

#### NOTES

- 1. Refer
- Leads at gauge plane within .007" (.178 mm) radius of True Position (TP) at maximum material condition.
- Position (TP) at maximum material condition.

  #B applies between L<sub>1</sub> and L<sub>2</sub> MB<sub>2</sub> applies between L<sub>2</sub> and .500" (12.70 mm) from sealing plane. Olameter is unconficiled in L<sub>1</sub> and depende .500" (12.70 mm).

  Measure from Max. #D.

  H<sub>1</sub> is the quantity of allowable missing leads.

  N is the maximum quantity of lead positions.

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.

#### 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC

SYMBOL	INCHES		NOTE	MILLIM	ETERS	
STMBUL	MIN	MAX	NOTE	MIN	MAX	
A	.155	. 200		3.94	5.08	
A <sub>1</sub>	.020	.050		.51	1.27	
В	.014	.020		. 356	.508	
Bl	.035	.065		.89	1.65	
C	.008	.012		. 204	.304	
D	.745	.785		18.93	19.93	
E	. 300	.325		7.62	8.25	
Εı	. 240	. 260		6.10	6.60	
•1	. 100	TP	2	2.54 TP		
•*	.300	TP	2, 3	7.62 TP		
L	. 125	. 150		3.18	3.81	
L <sub>2</sub>	.000	.030		.000	.76	
a	00	150	4	0.0	150	
N	1.	6	5	16		
N		)	6	0		
Q1	.040	.075		1.02	1.90	
S	.015	.060		.39	1.52	



## **Linear Integrated Circuits**

## CA3045 CA3045F\* CA3046

### General-Purpose Transistor Arrays

Monolithic Silicon

The CA3045 and CA3046 each consist of five general purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.

The transistors of the CA3045 and CA3046 are well suited to a wide variety of applications in low power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits however, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching.

The CA3045 is supplied in an hermetic 14-lead Dual-In-Line ceramic package rated for operation over the full military temperature range.

The CA3046 is electrically identical to the CA3045 but is supplied in a dual-in-line plastic package for applications requiring only a limited temperature range.

#### **APPLICATIONS**

- General use in all types of signal processing systems operating anywhere in the frequency range from DC to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.





Fig.1 - Schematic diagram.





CA3045

CA3046

# THREE ISOLATED TRANSISTORS AND ONE DIFFERENTIALLY-CONNECTED TRANSISTOR PAIR

## For Low-Power Applications at Frequencies from DC through the VHF Range

#### **FEATURES**

- Two matched pairs of transistors
  - $V_{BE}$  matched  $\pm 5$  mV Input offset current 2  $\mu$ A max. at  $I_{C} = 1$  mA
- 5 general purpose monolithic transistors
- Operation from DC to 120 MHz
- Wide operating current range
- Low noise figure - 3.2 dB typ. at 1 kHz
- Full military temperature range for CA3045
   -55 to +125°C

<sup>\*</sup> Type CA3045F is a frit-seal version of the CA3045 (for package photo, see page 20).

### ABSOLUTE MAXIMUM RATINGS AT $T_A = 25$ °C:

	CA3	045	CA30	46	
Power Dissipation:	Each Transistor	Total Package	Each Transistor	Total Package	
At $T_A = 25^{\circ}C$	300	750	300	750	mW
At $T_A^A = 25^{\circ}C$ to $55^{\circ}C$	-	-	300	750	mW
At $T_A^{1} > 55^{\circ}C \dots$	-	-	Derate a	at 6.67	$mW/^{O}C$
At $T_A = 25^{\circ}C$ to $75^{\circ}C$	300	750	-	-	mW
At $T_A^{\circ} > 75^{\circ}C \dots$	Derate	at 8	-	-	$mW/^{\mathbf{O}}C$
Collector-to-Emitter Voltage, V <sub>CEO</sub>	15	-	15	-	V
Collector-to-Base Voltage, VCBO	20	-	20	-	v
Collector-to-Substrate Voltage, V <sub>CIO</sub> *.	20	-	20	-	v
Emitter-to-Base Voltage, VEBO	5	-	5	-	V
Collector Current, IC	50	-	50	-	mA
Temperature Range:					
Operating	-55 to	+125	−40 to	+85	°C
Storage	-65 to	+150	-40 to	+85	°C

<sup>\*</sup>The collector of each transistor of the CA3045 and CA3046 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected

to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

### ELECTRICAL CHARACTERISTICS, at TA = 25°C

Characteristics apply for each transistor in the CA3045 and CA3046 as specified.

				LIMITS			CHARAC-
CHARACTERISTICS	SYMBOLS   SPECIAL TEST CONDITIONS		Type CA3045 Type CA3046			UNITS	TERISTIC CURVES
			MIN.	TYP.	MAX.		FIG.
STATIC CHARACTERISTICS							
Collector-to-Base Breakdown Voltage	V <sub>(BR)CB0</sub>	$I_{C} = 10 \mu A, I_{E} = 0$	20	60		٧	
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CE0</sub>	$I_C = 1 \text{ mA}, I_B = 0$	15	24	-	٧	-
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_C = 10 \mu A, I_{CI} = 0$	20	60	-	٧	-
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_E = 10 \mu A, I_C = 0$	5	7	-	٧	
Collector-Cutoff Current	ГСВО	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	-	0.002	40	nΑ	2
Collector-Cutoff Current	<sup>I</sup> CE0	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	See curve	0.5	$\mu$ A	3
Static Forward Current-Transfer Ratio (Static Beta)	h <sub>FE</sub>	$V_{CE} = 3 \text{ V} \begin{cases} I_{C} = 10 \text{ mA} \\ I_{C} = 1 \text{ mA} \\ I_{C} = 10  \mu\text{A} \end{cases}$	- 40 -	100 100 54	-		4
Input Offset Current for Matched Pair $Q_1$ and $Q_2$ . $ I_{10_1} - I_{10_2} $		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	0.3	2	μA	5
Base-to-Emitter Voltage	V <sub>BE</sub>	$V_{CE} = 3 V \begin{cases} I_{E} = 1 \text{ mA} \\ I_{E} = 10 \text{ mA} \end{cases}$	-	0.715 0.800	-	٧	6
Magnitude of Input Offset Voltage for Differential Pair   V <sub>BE1</sub> - V <sub>BE2</sub>		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	0.45	5	mV	6,8
Magnitude of Input Offset Voltage for Isolated Transistors   V <sub>BE3</sub> - V <sub>BE4</sub>  ,   V <sub>BE4</sub> - V <sub>BE5</sub>  ,   V <sub>BE5</sub> - V <sub>BE3</sub>		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	0.45	5	mV	6,8
Temperature Coefficient of Base-to-Emitter Voltage	∆V <sub>BE</sub> ∆T	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA		-1.9	-	mV/ºC	7
Collector-to-Emitter Saturation Voltage	V <sub>CES</sub>	I <sub>B</sub> = 1 mA, I <sub>C</sub> = 10 mA	-	0.23	-	٧	-
Temperature Coefficient: Magnitude of Input-Offset Voltage	△ V <sub>10</sub>   △ T	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	1.1	-	μ <b>ν</b> / <sup>0</sup> C	8

#### ELECTRICAL CHARACTERISTICS (Cont'd.)

DYNAMIC CHARACTERISTICS							
Low-Frequency Noise-Figure	NF	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V}, I_{C} = 100 \mu\text{A}$ Source Resistance = 1 k $\Omega$	-	3.25	•	dB	9(b)
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:							
Forward Current-Transfer Ratio	h <sub>fe</sub>	<b>†</b>		110	-		
Short-Circuit Input Impedance	h <sub>ie</sub>		-	3.5		kΩ	
Open-Circuit Output Impedance	h <sub>oe</sub>	f = 1 kHz, V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	15.6	-	$\mu$ mho	10
Open-Circuit Reverse Voltage-Transfer Ratio	h <sub>re</sub>	]	-	1.8×10 <sup>-4</sup>		-	
Admittance Characteristics:							
Forward Transfer Admittance	Y <sub>fe</sub>	1	-	31-j1.5			11
Input Admittance	Y <sub>ie</sub>	7, 1,44, 1,4		0.3+j0.04	-	-	12
Output Admittance	Y <sub>oe</sub>	$f = 1 \text{ MHz}, V_{CE} = 3 \text{ V}, I_{C} = 1 \text{ mA}$	-	0.001+j0.03			13
Reverse Transfer Admittance	Y <sub>re</sub>	7		See curve	-		14
Gain-Bandwidth Product	f <sub>T</sub>	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 3 mA	300	550	-		15
Emitter-to-Base Capacitance	C <sub>EB</sub>	V <sub>EB</sub> = 3 V, I <sub>E</sub> = 0		0.6		pF	-
Collector-to-Base Capacitance	ССВ	V <sub>CB</sub> = 3 V, I <sub>C</sub> = 0		0.58		pF	-
Collector-to-Substrate Capacitance	CCI	$V_{CS} = 3 \text{ V}, I_{C} = 0$		2.8	-	pF	•

#### STATIC CHARACTERISTICS




Fig.2 - Typical collector-to-base cutoff current vs ambient temperature for each transistor.




Fig.3 - Typical collector-to-emitter cutoff current vs ambient temperature for each transistor.

#### STATIC CHARACTERISTICS




Fig.4 - Typical static forward current-transfer ratio and beta ratio for transistors  $\mathbf{Q}_1$  and  $\mathbf{Q}_2$  vs emitter current.





Fig.6 - Typical static base-to-emitter voltage characteristic and input offset voltage for differential pair and paired isolated transistors vs emitter current.






Fig.5 - Typical input offset current for matched transistor pair Q<sub>1</sub>Q<sub>2</sub> vs collector current.





Fig.7 - Typical base-to-emitter voltage characteristic vs ambient temperature for each transistor.

Fig.8 - Typical input offset voltage characteristics for differential pair and paired isolated transistors vs ambient temperature.

#### DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR






Fig.9(a) - Typical noise figure vs collector current.

Fig.9(b) - Typical noise figure vs collector current.




Fig.9(c) - Typical noise figure vs collector current.




Fig.10 - Typical normalized forward current-transfer ratio, short-circuit input impedance, open-circuit output impedance, and open-circuit reverse voltage-transfer ratio vs collector current.




Fig.11 - Typical forward transfer admittance vs frequency.

#### DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.12 - Typical input admittance vs frequency.




Fig.14 - Typical reverse transfer admittance ys frequency.

**DIMENSIONAL OUTLINE CA3045** 




Fig.13 - Typical output admittance vs frequency.





Fig.15 - Typical gain-bandwidth product vs collector current.

**DIMENSIONAL OUTLINE CA3046** 

14-Lead Dual In-Line

#### 



92CS-14422R



## **Linear Integrated Circuits**

CA3045/1 CA3045/3 CA3045/2 CA3045/4

High Reliability Types for Aerospace, Military and other Critical Applications

RCA-CA3045/1, CA3045/2, CA3045/3, CA3045/4 are high-reliability integrated circuits for critical applications in aerospace, military and industrial equipment operating at frequencies up to 120 MHz.

These types are electrically and mechanically interchangeable with the RCA-CA3045 but are specially processed and tested in accordance with the Aerospace and Military electrical, environmental, and physical test methods and procedures established for microelectronic devices in MIL-STD-883.

The curves of Typical Static and Dynamic Characteristics shown in the technical data bulletin (File No. 341) for the CA3045 also apply for these high reliability versions.

The number following the slash (/) mark in each type designation, e.g., CA3045/1 indicates the screening levels employed by RCA to achieve the quality and reliability commensurate with the intended application. A description of these levels (1, 2, 3, and 4) is given on page 2.




Fig. 1 - Schematic Diagram.

## **High Reliability**

#### **Transistor Arrays**

Three Isolated Transistors and One Differentially-Connected Transistor Pair



H-1553

- Examinations and Tests performed in accordance with MIL-STD-883 "Test Methods & Procedures for Microelectronics"
- Total Lot Screening (100% testing) plus "group A" (electrical) and "group B" (environmental) Sampling Test Programs
- Internal Visual (Precap) Inspection Performed on all 4 Screening Levels in accordance with Condition A, Method 2010 MIL-STD-883
- Choice of 4 distinct Screening Levels

#### **FEATURES**

• Two Matched pairs of transistors:

Matched  $V_{BE}$  ...  $\pm$  5 mV Input offset current at  $I_C = 1$  mA ...  $2\mu A$  max.

- Operation from DC to 120 MHz
- Wide operating current range
- Low noise figure
   at 1 kHz . . . 3.2 dB typ.
- Full military temperature range . . . -55 to +125°C

#### MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT TA = 25°C

Power Dissipation, P:
Any one transistor
Derate 3.5 mW/°C
Total package
Derate at 8 mW/°C for T <sub>A</sub> > 75°C
Temperature Range:
Operating
Storage65 to +150°C


1 H - 25 C		- 1
The following ratings apply for each transistor in the dev	ice:	
Collector-to-Emitter Voltage, V <sub>CEO</sub>	15	V
Collector-to-Base Voltage, VCBO	20	ν
Collector-to-Substrate Voltage, V <sub>CIO</sub> *	20	ν
Emitter-to-Base Voltage, V <sub>EBO</sub>	5	V
Collector Current, Ic	50	mΑ

<sup>\*</sup>The collector of each transistor of the CA3045 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

#### RCA INTEGRATED CIRCUIT SCREENING LEVELS

RCA Level	MIL-STD-883 Equivalent	Application	Description
/1, /2	Class A	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is Imperative
/3	Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C (Class B without Burn-In)	Military & Industrial For example, on Ground Based Electronics	For devices intended for use where replacement can readily be accomplished

RCA Screening Level /1 is equivalent to MIL-STD-883 Class A except that Reverse Bias Burn-in is performed only in Group B. RCA Screening Level /2 is the same as Level /1 but Radiographic Inspection is not performed.



Note 1: For price and availability on Lot Acceptance Data, please contact your local RCA representative.

Note 2: For Life — Based on established data for devices having similar electrical characteristics

Note 3: For M & E — Based on established data for devices having a specific package configuration e.g. TO-5,

Dual-In-Line Ceramic, Flat Pack

TABLE I. DESCRIPTION OF TOTAL LOT SCREENING

X = 100% TESTING S = SAMPLE TEST ONLY (LTPD = 5%)

Test	Conditions	MIL-S	TD-883		Screenin	g Levels	
rest	Conditions	Method	Method Conditions		/2	/3	/4
1. Precap Visual	_	2010	Α	×	×	Х	×
2. Preseal Bake	2 hrs. min. at 150°C min.	_	-	×	×	×	×
3. Seal & Lot Identification	_	-	-	×	×	×	×
4. Total Lot Screening	_	-	-	-	-	-	-
5. Stabilization Bake	48 hrs. at 150°C min.	1008	С	x	X	×	×
6. Thermal Shock	15 cycles	1011	С	×	×	×	×
7. Temperature Cycling	10 cycles	1010	С	х	×	×	×
8. Mechanical Shock	5 pulses, y <sub>1</sub> direction	2002	В	×	X	-	-
9. Centrifuge	y <sub>2</sub> , y <sub>1</sub> direction	2001	E	×	X	-	-
	y <sub>1</sub> direction only	2001	E	-	-	×	×
10. Fine Leak	-	1014	Α	×	×	×	×
11. Gross Leak	_	1014	С	×	X	×	×
12. Serialize	_	_	-	×	X	-	_
13. Pre Burn-In Electrical	See Table 1A	_	-	×	X	×	_
14. Burn-In	See Fig.2	1015	В	×	X	×	_
15. Post Burn-In Electrical	Delta Requirements (See Table IA)	_	-	×	×	-	-
16. Final Electrical	See Table IB	_	_	×	X	×	×
17. 25 <sup>0</sup> C	See Table IB	_	-	×	×	×	×
18 55 and + 125 <sup>0</sup> C	See Table IB	-	_	×	×	s	s
19. Radiographic Inspection	1 View	2012	-	×	-	-	-
20. External Visual		2009	_	×	X	×	×

TABLE IA. PRE BURN-IN ELECTRICAL AND POST BURN-IN ELECTRICAL TESTS, AND DELTA LIMITS

Characteristics	Sumbal	Test Conditions		Limits		Units
	3911001	Symbol Test Conditions	Min.	Max.	Max.△	UIIIIS
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EB0</sub>	$I_E = 10\mu A$ , $I_C = 0$ (Except $Q_5$ )	5	-	±0.5	٧
Collector-Cutoff Current	<sup>I</sup> CE0	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0	•	0.5	±0.15	μA
Input Current	1,	$I_C = 1 \text{mA}$ , $V_{CE} = 3 \text{V}$	5	25	±3	μ <b>Ά</b>
Base-to-Emitter Voltage	v <sub>BE</sub>	I <sub>C</sub> = 1mA, V <sub>CE</sub> = 3V	0.6	0.8	±0.10	٧

TABLE IB. FINAL ELECTRICAL TESTS (For each transistor unless otherwise indicated)

J			Li	mits For	Indicate	d Temp	erature (	OC)	
Characteristics	Symbol Test Conditions	Minimum			Maximum			Units	
			-55	+25	+125	-55	+25	+125	
STATIC									
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	$I_{C} = 10 \mu A, I_{E} = 0$		20	•		-		٧
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	-	15		-		-	٧
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_{C} = 10\mu A$ , $I_{CI} = 0$	-	20	-	-	-	-	٧
Emitter-to-Base Breakdown Voitage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 10μA, I <sub>C</sub> = 0 (Except Q5)		5	-	-	-	-	٧
Collector-Cutoff Current	I <sub>СВО</sub>	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	·	-	•	-	40	-	nΑ
Collector-Cutoff Current	<sup>I</sup> CE0	$V_{CE} = 10V, I_B = 0$	-	-	-	•	0.5	100	μ <b>A</b>
Static Forward		CIC = 10mA		30	-	-	-	-	
Current-Transfer	h <sub>FE</sub>	$V_{CE} = 3V \begin{cases} I_{C} = 10mA \\ I_{C} = 1mA \\ I_{C} = 10\mu A \end{cases}$	18	40	45	·	-	-	- 1
Ratio		LI <sub>C</sub> = 10μA	-	15	-	•		-	
Input Offset Current for Differential Pair	101-	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	-	-	-	-	2	-	μ <b>Α</b>
Base-to-Emitter	V <sub>BE</sub>	$V_{OF} = 3V \int I_C = 10 \text{mA}$					1.0		ν
Voltage	BE	$V_{CE} = 3V \begin{cases} I_{C} = 10mA \\ I_{C} = 1mA \end{cases}$	0.7	0.6	0.4	1.0	0.8	0.7	l '
Input Offset Voltage for Differential Pair	V <sub>BE1</sub> -	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	-	-	-	-	5	-	mV
Input Offset Voltage for Isolated Transistors	v <sub>10</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	-	-	-	-	5	-	m V
Collector-to-Emitter Saturation Voltage	V <sub>CES</sub>	I <sub>B</sub> = 1mA, I <sub>C</sub> = 10mA		-	-		0.5		٧

TABLE II. GROUP A ELECTRICAL SAMPLING INSPECTION

Screening Level	/	1 and /	2	/	3 and	/4	Characteristics	Symbol	Test Conditions		ts for I	ndicate	$\overline{}$			
Temperature ( <sup>0</sup> C)	-55	+25	+125	-55	+25	+125	Ond deterrates	Symbol	l root conditions		+25	+125	-	+25	+125	Units
							STATIC							- <b>L</b>		
		1			1		Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10µA, I <sub>E</sub> = 0	-	20	-			-	V
	ļ					1	Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	-	15	-		-	-	V
					11	1	Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	IC = 10/A, ICI = 0		20	-	-	-	-	V
	İ			1			Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_E = 10\mu A$ , $I_C = 0$ (Except $Q_5$ )	-	5	-	-	-	-	V
						_	Collector-Cutoff Current	I <sub>CBO</sub>	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	-	-	-	-	40	-	nA
				Collector-Cutoff Current	CEO	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0	-	-	-		0.5	100	μА			
Lot	T		$V_{CE} = 3V$ $I_{C} = 10mA$	-	30		-	-	-	-						
Tolerance Percent	ΙŢ		10%	ΙŢ		1	Static Forward Current-Transfer Ratio	<sup>h</sup> FE		18	40	45	Ŀ	200		
Defectives		5%			5%				[I <sub>C</sub> = 10μΑ	Ŀ	15	<u> </u>	Ŀ	·	· .	_
(LTPD)		1		15%	1	15%	Input Offset Current for Differential Pair, $(Q_1, Q_2)$	101-102	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	·	-		-	2		μA
	10%			1			Base-to-Emitter Voltage	<b>\</b> ,	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	0.7	0.6	0.4	1.0	0.8	0.70	V
	1		1	1	11	1	Dase to-Limiter voltage	V <sub>BE</sub>	V <sub>CE</sub> = 3V, 1 <sub>C</sub> = 10mA	-	-	-	-	1.0	-	٧
				l	1		Input Offset Voltage for Differential Pair, (Q <sub>1</sub> , Q <sub>2</sub> )	v <sub>BE1</sub> -v <sub>BE2</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	-	-	-	-	5	-	m∨
							Input Offset Voltage for Isolated Transistors $Q_3 - Q_4   \cdot   Q_4 - Q_5   \cdot   Q_5 - Q_3  $	V <sub>IO</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	-	-	-		5	-	mV
					1		Collector-to-Emitter Saturation Voltage	V <sub>CES</sub>	I <sub>B</sub> = 1mA, I <sub>C</sub> = 10mA		-	-	-	0.5	-	٧
							DYNAMIC									
(LTPD)		5%			5%		Gain-Bandwidth Product (Q <sub>3</sub> )	f <sub>T</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 3mA, f = 100 MHz	-	300	-		-	-	MHz

TABLE III. GROUP B ENVIRONMENTAL SAMPLING INSPECTION

SUB-	TEST		MIL-STD-883	LOT TOLERANCE % DEFECTIVES		
GROUP	1631	REFERENCE CONDITIONS		LEVELS /1,/2	LEVELS /3,/4	
1.	Visual and Mechanical and Marking Permanency Physical Dimensions	2008 2008	Test Cond. B 10X mag. Test Cond. A per applicable data sheet	10	15	
2.	Solderability	2003	por approadite data silect	10	15	
3.	Thermal Shock Temperature Cycling Moisture Resistance Critical Static Parameters—	1011 1010 1004	Test Cond. C Test Cond. C Omit applied voltage and Initial Conditioning	10	15	
4.	See Table IIIA. Mechanical Shock Vibration Fatigue Vib. Var. Freq. Constant Acceleration Critical Post Tests —	2002 2005 2007 2001	Test Cond. B, 0.5 ms. Test Cond. A Test Cond. A Test Cond. E	10	15	
5.	same as Subgroup 3 Lead Fatigue Fine Leak Gross Leak	2004 1014 1014	Test Cond. B2, any 5 leads Test Cond. A Test Cond. C	10	15	
6.	Salt Atmosphere	1009	Test Cond. A	10	15	
7.	High Temp. Storage Critical Post Tests−same as Sub.3 except criticize ∆'s	1008	Omit Initial Conditioning Test Cond. C, 1000 hrs.	7	15	
8.	Operating Life Critical Post Tests—same as	1005	TA = 125°C, 1000 hrs Test Circuit — see Fig.2	7	10	
9.	Sub.3 except criticize △'s Steady State Reverse Bias Critical Post Tests — same as	1015	Cond. B Test Cond. A, 72 hrs At T <sub>A</sub> = 150 <sup>0</sup> C - see Fig.3	7	10	
10.	Sub.3 except criticize $\triangle$ 's Bond Strength	2011	Test Cond. D	10 devices ∠ 1% def.	10 devices <u>∠</u> 1% def.	

## TABLE IIIA. GROUP B ELECTRICAL CHARACTERISTICS SAMPLING TESTS ( $T_A = 25\,^{\circ}\text{C}$ , $V_{CC} = +6$ V, $V_{EE} = -6$ V)

Characteristic	Ch . I	Took Conditions		Limits		Unite
Characteristic	Symbol	Test Conditions	Min.	Max.	Max.△	Units
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_{\text{C}} = 10 \mu\text{A}$ $I_{\text{C}} = 0$ (Except Q5)	5	-	±0.5	٧
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	$I_C = 1 \text{ mA}$ $I_B = 0$	15	-	±1.5	٧
Collector-Cutoff Current	ICE0	V <sub>CE</sub> = 10 V	-	0.5	±0.15	μ Α
Input Current	l <sub>į</sub>	V <sub>CE</sub> = 3 V I <sub>C</sub> = 1 mA	5	25	±3	μ Α
Base-to-Emitter Voltage	v <sub>BE</sub>	$V_{CE} = 3 V$ $I_{C} = 1 \text{ mA}$	0.6	0.8	±0.1	٧




Fig. 2 - Burn-in and operating life test circuit.






Fig. 3 - Steady-state reverse bias life test circuit.

# DIMENSIONAL OUTLINE 14-LEAD DUAL-IN-LINE CERAMIC PACKAGE JEDEC MO-001-AD





	14 LEAD DUAL-IN LINE CERAMIC							
SYMBOL	INCI	HES		MILLIM	ETERS			
	MIN	MAX	NOTE	MIN	MAX			
A	.120	.160		3.05	4.06			
Al	.020	.065	1	.51	1.65			
В	.014	0.20		356	508			
Bį	.050	.065	1	1.27	1.65			
c	.008	012		204	304			
D	.745	.770	1	18.93	19.55			
E	. 300	.325		7.62	8.25			
Εį	. 240	. 260	1	6.10	6.60			
*1	. 100	TP	2	2.54 TP				
°A	.300	TP '	2, 3	7.62	TP			
L	. 125	.150		3.18	3.81			
L2	.000	030	l	.000	.76			
а	00	150	4	00	150			
N	1	4	5	1	4			
N	Ü		6		)			
۵1	.050	.085		1.27	2.15			
s	.065	.090		1.66	2.28			

#### NOTES


- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. e applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.

9255-4411



## **Linear Integrated Circuits**

**CA3086** 



14-Lead Dual-In-Line Plastic Package

# General-Purpose N-P-N Transistor Array

Three Isolated Transistors and One Differentially— Connected Transistor Pair

For Low-Power Applications from DC to 120MHz

#### **Applications**

- General-purpose use in signal processing systems operating in the DC to 120-MHz range
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.

RCA-CA3086\* consists of five general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.

The transistors of the CA3086 are well suited to a wide variety of applications in low-power systems at frequencies from DC to 120 MHz. They may be used as discrete transistors in conventional circuits. However, they also provide the very significant inherent advantages unique to integrated circuits, such as compactness, ease of physical handling and thermal matching.

The CA3086 is supplied in a 14-lead dual-in-line plastic package.




Fig.1 - Functional diagram of the CA3086.

#### \*Formerly developmental type TA6044

#### MAXIMUM RATINGS, Absolute—Maximum Values at $T_A = 25^{\circ}C$ Dissipation:

Any one transistor	300 750	mW mW mW/ <sup>O</sup> C
Above T <sub>A</sub> = 55 <sup>o</sup> C	derate linearly 6.67	mW/°C
Ambient Temperature Range:		
Operating	-40 to +85	°c
Storage	-65 to + 150	°c
The following ratings apply for each transistor in the device:		
Collector-to-Emitter Voltage, VCEO	15	V
Collector-to-Base Voltage, VCBO	20	V
Collector-to-Substrate Voltage, VCIO*	20	V
Emitter-to-Base Voltage, VEBO	5	V
Collector Current, I C	50	mA

<sup>\*</sup>The collector of each transistor in the CA3086 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action. To avoid undesirable coupling between transistors, the substrate (terminal 13) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

## ELECTRICAL CHARACTERISTICS at T $_{\dot{A}}$ = 25 $^{\rm O}$ C For Equipment Design

		TEST CONDITIONS					
CHARACTERISTICS	SYMBOLS		Typ. Characteristic Curves Fig. No.		LIMITS Typ.		UNITS
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	$I_C = 10  \mu A, I_E = 0$	_	20	60	-	V
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	-	15	24	_	v
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_C = 10 \mu\text{A}, I_{CI} = 0$	-	20	60	_	V
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_E = 10  \mu A, I_C = 0$	-	5	7	-	٧
Collector-Cutoff Current	<sup>1</sup> сво	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	2	-	0.002	100	nA
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0	3		See Curve	5	μΑ
DC Forward-Current Transfer Ratio	h <sub>FE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	4	40	100	_	

#### TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.2- I<sub>CBO</sub> vs T<sub>A</sub>.




Fig.3- I CEO VS TA.

#### TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.4-h<sub>FE</sub> vs I<sub>E</sub>.




Fig.5 - V<sub>BE</sub> vs I<sub>E</sub>.




Fig.6- VBE vs TA.

### ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25<sup>o</sup>C Typical Values Intended Only for Design Guidance

		TEST CONDITIONS			
CHARACTERISTICS	SYMBOL		Typ. Chara- teristics Curves Fig. No.	TYPICAL VALUES	UNITS
DC Forward-Current Transfer Ratio	h <sub>FE</sub>	$V_{CE} = 3V$ $I_{C} = 10 \text{ mA}$ $I_{C} = 10 \mu \text{ A}$	4	100 54	
Base-to-Emitter Voltage	v <sub>BE</sub>	V <sub>CE</sub> = 3 V I <sub>E</sub> = 1 mA I <sub>E</sub> = 10 mA	5 5	0.715 0.800	V V
V <sub>BE</sub> Temperature Coefficient	Δν <sub>ΒΕ</sub> /ΔΤ	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	6	-1.9	mV/ <sup>O</sup> C
Collector-to-Emitter Saturation Voltage	V <sub>CEsat</sub>	I <sub>B</sub> = 1mA, I <sub>C</sub> = 10mA	_	0.23	v
Noise Figure (low frequency)	NF	f = 1kHz, $V_{CE}$ = 3V, $I_{C}$ = 100μA, $R_{S}$ = 1k $\Omega$	<del></del>	3.25	dB
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:					
Forward Current-Transfer Ratio	h <sub>fe</sub>		7	100	-
Short-Circuit Input Impedance	h <sub>ie</sub>	f = 1kHz, V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	7	3.5	kΩ
Open-Circuit Output Impedance	h <sub>oe</sub>		7	15.6	μmho
Open-Circuit Reverse-Voltage Transfer Ratio	h <sub>re</sub>		7	1.8 X 10 <sup>-4</sup>	-
Admittance Characteristics:					
Forward Transfer Admittance	У <sub>fe</sub>		8	31 — j1.5	mmho
Input Admittance	y <sub>ie</sub>	f = 1MHz, V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	9	0.3 + j0.04	mmho
Output Admittance	y <sub>oe</sub>		10	0.001 + j0.03	mmho
Reverse Transfer Admittance	y <sub>re</sub>		11	See Curve	-
Gain-Bandwidth Product	f <sub>T</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 3mA	12	550	MHz
Emitter-to-Base Capacitance	C <sub>EBO</sub>	V <sub>EB</sub> = 3V, I <sub>E</sub> = 0	-	0.6	pF
Collector-to-Base Capacitance	ССВО	V <sub>CB</sub> = 3V, I <sub>C</sub> = 0	_	0.58	pF
Collector-to-Substrate Capacitance	c <sub>CIO</sub>	$V_{CI} = 3V, I_{C} = 0$	-	2.8	pF




Fig.7 - Normalized h<sub>fe'</sub> h<sub>ie'</sub> h<sub>oe'</sub> h<sub>re</sub> vs I<sub>C</sub>.




Fig.8 - y fe vs f.




Fig.9 - y ie vs f.




Fig. 10 - y oe vs f.




Fig. 11 -  $y_{re}$  vs f.






Fig. 12 -  $f_T$  vs  $I_C$ .

#### **DIMENSIONAL OUTLINE**

#### 14-LEAD DUAL-IN-LINE PLASTIC PACKAGE-JEDEC MO-001-AB





SYMBOL	INC	HES	NOTE	MILLIN	IETERS		
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.		
Α	0.155	0.200		3.94	5.08		
Α1	0.020	0.050		0.51	1.27		
В	0.014	0.020		0.356	0.508		
B <sub>1</sub>	0.050	0.065		1.27	1.65		
С	0.008	0.012		0.204	0.304		
D	0.745	0.770		18.93	19.55		
E	0.300	0.325		7.62	8.25		
E <sub>1</sub>	0.240	0.260		6.10	6.60		
e <sub>1</sub>	0.10	0 TP	2	2.54 TP			
e <sub>A</sub>	0.30	O TP	2,3	7.62 TP			
L	0.125	0.150		3.18	3.81		
L <sub>2</sub>	0.000	0.030	1	0.000	0.76		
а	00	15 <sup>0</sup>	4	00	15 <sup>0</sup>		
N		14	5		14		
N <sub>1</sub>	0		6		0		
Q <sub>1</sub>	0.040	0.075		1.02	1.90		
s	0.065	0.090		1.66	2.28		

#### NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.



## **Linear Integrated Circuits**


Monolithic Silicon

CA3095E

■ Long-duration one-shot multivibrator

■ Long-time-constant integrator

Comparator with high-input impedance



## Super-Beta Transistor Array

Differential Cascode Amplifier Plus 3 Independent Transistors

#### **Applications**

#### Differential Cascode Amplifier:

- Super-beta pre-amplifier for op-amp
- High-impedance dc meter amplifier
- Low-noise video amplifier
- Piezoelectric transducer amplifier
- Long-interval timer
- Photocell amplifier Low-noise amplifier—for operation from high-source impedances

#### Independent Transistors:

General use in signal processing systems in dc through vhf range

RCA-CA3095E\* is a monolithic array of transistors connected as a super-beta differential cascode amplifier with three independent n-p-n transistors. (Refer to Fig. 1 for following description.)

The differential cascode amplifier incorporates two cascode amplifiers consisting of transistors Q1, Q3 and Q2, Q4, respectively, plus a voltage-limiting circuit, consisting of diodes D1. D2 and p-n-p transistor Q5. Two of these transistors, Q1 and Q2, are super-beta types that have an hee > 1000 and are capable of operating over a wide current range of 1 µA to 2 mA. Each of these types comprises the input section of its respective cascode amplifier. The output section of each cascode amplifier employs a conventional n-p-n transistor, Q3, Q4, respectively. The output signal is obtained at the collectors of these transistors. See Operating Considerations on page 8 for bias considerations of the differential cascode amplifier.

The exceptionally high-beta characteristics of Q1 and Q2, plus the large signal-voltage swing capability of Q3 and Q4, make the composite differential cascode amplifier an excellent choice for a broad range of small-signal, high-inputimpedance amplifier applications including low-noise video amplifiers. This amplifier is also recommended for use in long-interval timers, oscillators, and long-duration one-shot applications.

The independent transistors, Q6, Q7 and Q8, are high-voltage silicon n-p-n conventional types for general use in signal processing systems in the frequency range from dc through vhf. Separate terminals for each of these transistors permit maximum flexibility in circuit design.

The CA3095E is supplied in a 16-lead dual-in-line plastic package and operates over the ambient temperature range of  $-55 \text{ to } +125^{\circ}\text{C}$ 

\* Formerly developmental type TA6269X.

#### Features

- Two super-beta n-p-n transistors hFE > 1000
- Voltage-limiting circuitry (D1, D2, Q5)
- Operation possible at I/R down to < 1 nA
- Matched pair (Q1 and Q2) —

 $V_{IO}$  = 5 mV max. at  $I_C$  = 100  $\mu$ A dc  $I_{IO}$  = 20 nA max. at  $I_{C}$  = 100  $\mu$ A dc

■ Wide current range - < 1  $\mu$ A to 2 mA

#### Independent Transistors:

- hFE = 300 typ. for each transistor
- Wide current range < 1  $\mu$ A to 10 mA
- Matched general-purpose transistors
- High voltage VCBO = 45 V max.




Fig.1-Schematic Diagram - CA3095E.

MAXIMUM RATINGS, Absolute-Maximum V	'alues at T <sub>A</sub> = 2	25 °C
Power Dissipation:		
Any One Transistor	300	mW
Total Package—		
Up to 25 °C	750	mW
Above 25 °C derate linearly	6.67	mW/ <sup>°</sup> C
Ambient Temperature Range:		
Operating	-55 to +125	ວ° ວ°
Storage	-55 to +150	°c
Lead Temperature (During Soldering):		
At distance not less than 1/32" (0.79 mm)		
from case for 10 seconds max	+265	°c
Voltage and Current Ratings Apply for Each		
Specified Transistor:		
Super-Beta Transistors (Q1, Q2)—		
Collector-to-Base Voltage (VCBO)	6	V
Emitter-to-Base Voltage (VEBO)	6	V
Collector-to-Substrate Voltage (VCIO)*	45	V
Collector Current (IC)	50	mA
Base Current (IB)	20	mA

Conventional N-P-N Transistors (Q3, Q4, Q6, Q7, Q8)—		
Collector-to-Base Voltage (VCBO)	45	V
Collector-to-Emitter Voltage (VCEO)	35	V
Emitter-to-Base Voltage (VEBO)	6	V
Collector-to-Substrate Voltage (VCIO)*	45	V
Collector Current (IC)	50	mA
Base Current (IB)	20	mA
Conventional P-N-P Transistor (Q5)—		
Collector-to-Base Voltage (VCBO)	-45	V
Collector-to-Emitter Voltage (VCEO)	-35	V
Limiting Circuit Current (IPin 11)	20	mA

<sup>\*</sup> The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.

#### Static Characteristics

		Test Co	nditions				Limits	_ 1	
Characteristics	Symbol	T <sub>A</sub> = 25 °C			pical aract.				Units
	·			Ckt. Fig.	Curve Fig.	Min.	Тур.	Max.	
Characteristics Apply for Each Super-Beta C				No.	No.				
Pair (Q1, Q3) and (Q2, Q4), Unless Indic									
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0 See I	Note 1	2		6	-	-	V
Emitter-to-Base Breakdown Voltage (Applies only to Q1 & Q2)	V(BR)EBO	I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0 Term. 9 to 8 or Term. 7 to 8				6	8	-	٧
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I <sub>CI</sub> = 100 μA, I <sub>B</sub> = I <sub>E</sub> = 0				45	_	_	٧
Collector Cutoff Current	ICER	$V_{6-8}$ or $V_{10-8}$ = 10 V, $I_{11}$ = 100 $\mu$ A R <sub>BE</sub> = 100 M $\Omega$		3	6*	_	-	100	nA
		V <sub>10-8</sub> = 5 V	I <sub>C</sub> = 1 mA			-	1500	-	
DC Forward-Current Transfer Ratio	hFE	V <sub>6</sub> -8 = 5 V	I <sub>C</sub> = 100 μA	4	7	1000	2000	5000	
			<sup>I</sup> C = 10 μA			_	1500	_	
Base-to-Emitter Voltage (Applies only to Q1 & Q2)	V <sub>BE</sub>	I <sub>C</sub> = 100 μA, V <sub>6</sub> —8 or V <sub>1</sub>	<sub>10-8</sub> = 5 V		8	0.50	0.59	0.68	V
Saturation Voltage	V <sub>sat</sub>	l <sub>6</sub> or l <sub>10</sub> = 1 mA, l <sub>11</sub> = 1 l <sub>7</sub> or l <sub>9</sub> = 100 μA	00 μΑ,	5	9	1	0.22	0.7	V
For Cascode Amplifiers as a Differential Mat	ched Pair								
Magnitude of Input-Offset Voltage	liol	I <sub>C</sub> = 100 μA				-	1	5	mV
Magnitude of Input-Offset Current	امراا	V <sub>6-8</sub> = V <sub>10-8</sub> = 5 V				_	4	20	nA
Magnitude of Input-Offset Voltage Drift (Temp. Coeff.)	<u> Δν<sub>10</sub> </u> Δτ					_	3.3	_	μV/°C
Magnitude of Input-Offset Current Drift (Temp. Coeff.)	<u> Διο </u> Δτ					_	0.05	_	nA/°C

Note 1: Terminal No. 9 to terminals 10 and 11 connected or terminal No. 7 to terminals 6 and 11 connected.

#### Static Characteristics (Cont'd)

		Test Co	onditions			Limits				
Characteristics	Symbol	C F			Typical Charact.				Units	
Gildistantan	<b>5,</b>				Curve Fig. No.	Min.	Тур.	Max.		
For Each Conventional n-p-n Transistor (Q3, Q4, Q6, Q7, Q8)										
Collector-to-Base Breakdown Voltage	V(BR)CBO	IC = 10 μA, IE = 0				45	95	_	V	
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	IC = 1 mA, IB = 0				35	50	-	V	
Emitter-to-Base Breakdown Voltage	V(BR)EBO	I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0				6	8	-	V	
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	ICI = 100 μA, IB = IE = 0	)			45	95	-	V	
Collector Cutoff Current	<sup>1</sup> CEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0			12	_	-	100	nA	
Collector Cutoff Current	ГСВО	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0			13	_	_	10	nA	
			I <sub>C</sub> = 10 mA			_	210	-		
DC Forward-Current Transfer Ratio	hFE	V <sub>CE</sub> = 5 V	I <sub>C</sub> = 1 mA		14	150	300	500		
			I <sub>C</sub> = 10 μA			_	180	-		
Base-to-Emitter Voltage	V <sub>BE</sub>	IC = 1 mA, VCE = 5 V			15	0.60	0.69	0.78	V	
Collector-to-Emitter Saturation Voltage	V <sub>CE(sat)</sub>	I <sub>C</sub> = 10 mA, I <sub>B</sub> = 1 mA			16	_	0.22	0.7	٧	

#### Dynamic Characteristics

		Test Conditions	Limits					
		- 05°0	Typical Charact.					
Characteristics	Symbol	T <sub>A</sub> = 25 °C	Ckt. Fig. No.	Curve Fig. No.	Min.	Тур.	Max.	Units
Characteristics Apply for Each Super-Beta Pair (Q1, Q3), Unless Indicated Otherw		lifier Transistor						
Gain-Bandwidth Product	fT	I <sub>C</sub> = 100 μA, V <sub>6-8</sub> = V <sub>10-8</sub> = 5 V,		17	_	78	T -	MH
Noise Voltage (Referred to Input) For Differential Amplifier Operation	EN	I <sub>C</sub> = 50 μA, f = 10 Hz		18	-	13	-	nV/√Hz
Noise Current (Referred to Input) For Differential Amplifier Operation	¹N	I <sub>C</sub> = 5 μA, f = 10 Hz		19	_	0.12	-	pA/ √H:
Collector-to-Base Capacitance	ССВ	V <sub>6-7</sub> = V <sub>10-9</sub> = 5 V, I <sub>E</sub> = 0		20	-	0.3		pF
Collector-to-Substrate Capacitance	CCIO	V <sub>6-5</sub> = V <sub>10-5</sub> = 5 V, I <sub>B</sub> = 0		21	_	3.0	-	pF
For Each Conventional Transistor (Q3 thro	ugh Q8)							
Gain-Bandwidth Product	fT	I <sub>C</sub> = 100 μA, V <sub>CE</sub> = 5 V		22	_	100	-	MHz
Gain-bandwidth Froduct		IC = 3 mA, VCE = 5 V	7		_	320	-	
Noise Voltage (Referred to Input)	EN	I <sub>C</sub> = 100 μA, V <sub>CE</sub> = 5 V, f = 10 Hz		23		5	-	nV/√Hz
Noise Current (Referred to Input)	IN	IC = 10 μA, VCE = 5 V, f = 10 Hz		24	_	0.8	-	pA/ √Hz
Collector-to-Base Capacitance	ССВ	V <sub>CB</sub> = 5 V, I <sub>E</sub> = 0		25	_	0.4	-	pF
Collector-to-Substrate Capacitance	CCIO	V <sub>CI</sub> = 5 V, I <sub>B</sub> = 0		26	_	2	-	pF

<sup>\*</sup> Curve plotted for I<sub>CEO</sub> characteristic.

#### Test Circuits for Measurement of Super-Beta Cascode Amplifier Characteristics




Fig.2-V(BR)CBO test circuit.




Fig.4-DC Beta (hFF) test circuit.




Fig.3-I<sub>CER</sub> test circuit




Fig.5-V<sub>sat</sub> test circuit for super-beta cascode pairs.




Fig.6—Collector cut-off current vs ambient temperature for super-beta cascode pairs.




Fig.7—hFE vs. I<sub>C</sub> for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).

CA3095E \_\_\_\_\_\_ File No. 591




Fig.8- $V_{BE}$  vs.  $I_{C}$  for each super-beta transistor (Q1 and Q2).




Fig.10—I-V characteristics for the super-beta cascode pairs.




Fig.12—Collector cutoff current vs ambient temperature for the conventional transistors ( $V_{CE} = 5 V$ , 10 V).




Fig.9-V<sub>CE</sub>(sat) vs. I<sub>C</sub> for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig.11—I-V characteristics for the super-beta cascode pairs.




Fig.13—Collector cutoff current vs ambient temperature for the conventional transistors ( $V_{CB}$  = 5 V, 10 V, 15 V).




Fig.14-h $_{FE}$  vs.  $I_C$  for each conventional transistor (Q6, Q7, Q8).




Fig. 15-V<sub>BE</sub> as a function of collector current for the conventional transistors.




Fig.16- $V_{CE(sat)}$  as a function of collector current for the conventional transistors.




Fig.17—Gain bandwidth product vs collector current for the super-beta cascode pairs.




Fig.18– $I_N$  vs. f for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig. 19-E<sub>N</sub> vs. f for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).

CA3095E — File No. 591




Fig.20-C<sub>CB</sub> vs. V<sub>CBO</sub> for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig.22—Gain bandwidth product vs collector current for the conventional transistors.




Fig.24—I<sub>N</sub> vs. f for each conventional transistor (Q6, Q7, Q8).




Fig.21-C<sub>CI</sub> vs. V<sub>CIO</sub> for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig.23—Noise voltage vs frequency for the conventional transistors.




Fig.25—Collector-to-base and emitter-to-base capacitances vs bias voltage for the conventional transistors.




Fig.26—Collector-to-substrate capacitance vs bias voltage for the conventional transistors.

#### TYPICAL APPLICATIONS




Fig.27—Bias arrangement for operation of the super-beta differential cascode amplifier.

#### **Operating Considerations**

## Operation Considerations for the Super-Beta Differential Cascode Amplifier

An internal voltage-limiting network (diodes D1, D2 and p-n-p transistor Q5) incorporated in the differential cascode amplifier, assures that the applied collector-to-emitter voltage of each super-beta unit is maintained below two volts. Fig. 27 shows a typical bias arrangement of the super-beta differential cascode amplifier.

Bias current for this network must be supplied by an external source. This bias current can be obtained by simply connecting a resistor from Pin 11 to the positive supply of the differential amplifier. The return path for most of the bias current is through the substrate, Pin 5, rather than through the common emitter, Pin 8. This arrangement provides superior common-mode and power-supply rejection. As a general rule-of-thumb, the current supplied into Pin 11 should be approximately 0.04 to 0.1 times the value of the quiescent current of Pin 8.

#### TYPICAL APPLICATIONS (Cont'd)




Fig. 28-Super-beta Op-Amp with diode drive network.




Fig.30—High-input-impedance, low-noise amplifier circuit.




Fig.32-Long-delay monostable multivibrator circuit.




Fig.29-Super-beta Op-Amp with resistor drive network.







Fig.31-Typical high-input-impedance dc voltmeter circuit.












Fig.35—Equivalent input noise voltage vs. frequency for circuit of figure 34.

#### **DIMENSIONAL OUTLINE**

## 16-LEAD DUAL-IN-PLASTIC PACKAGE JEDEC MO-001-AC





SYMBOL	INC	HES	NOTE	MILLIMETERS			
SAMBOL	MIN.	MAX.	NOTE	MIN.	MAX.		
A	0.155	0.200		3.94	5.08		
Α1	0.020	0.050	l	0.51	1.27		
В	0.014	0.020		0.356	0.508		
В <sub>1</sub>	0.035	0.065	ł	0.89	1.65		
С	0.008	●0.012		0.204	0.304		
D	0.745	0.785		18.93	19.93		
E	0.300	0.325		7.62	8.25		
E <sub>1</sub>	0.240 0.260			6.10	6.60		
e <sub>1</sub>	0.1	00 TP	2	2.54 TP			
eд	0.3	00 TP	2, 3	7.62 TP			
L	0.125	0.150		3.18	3.81		
L <sub>2</sub>	0.000	0.030	ĺ	0.000	0.76		
a	00	15 <sup>0</sup>	4	00	15 <sup>0</sup>		
N		16	5	16			
N <sub>1</sub>		0	6	0			
01	0.040	0.075		1.02	1.90		
s	0.015	0.060		0.39	1.52		
				92CM-	5967RI		

#### NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- 2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- 4.  $\alpha$  applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



## **Linear Integrated Circuits**

**CA3048** 

### **Amplifier Array**

Monolithic Silicon

# The RCA CA3048 is a silicon monolithic integrated circuit consisting of four independent identical AC amplifiers which can operate from a single-ended power supply.

The amplifiers include internal DC bias and feedback to provide temperature-stabilized operation. They may be used in a wide variety of AC applications in which operational amplifiers have previously been used.

Each high gain amplifier has a high impedance noninverting input, and a lower impedance inverting input for the application of feedback. Two power-supply terminals and two ground terminals are provided to reduce internal and external coupling between amplifiers

The CA3048 is supplied in a 16-lead dual-in-line plastic package.

#### **APPLICATIONS**

- Multi-channel or cascade operation
- Low-level preamplifiers
- Equalizers
- Linear signal mixers
- Tone generators
- Multivibrators
- AC integrators

# FOUR INDEPENDENT AC AMPLIFIERS

For Low-Noise and General AC Applications In Industrial Service



CA3048

#### **FEATURES**

- Four AC amplifiers on a common substrate
- Independently accessible inputs and outputs
- Operates from single-ended supply

#### EACH AMPLIFIER




Fig.1 - Block diagram for CA3048.

### ABSOLUTE-MAXIMUM RATINGS at TA = 25°C:

DISSIPATION: At T <sub>A</sub> = 55°C	
	40°C to +85°C 65°C to +150°C
POWER SUPPLY VOLTAGEAC INPUT VOLTAGE	

#### MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 4 is +2 to -3.6 volts.

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1		+16 0	*	*	*	*	*	*	*	*	*	*	*	*	0 -16	*
2			*	+2	0	*	*	+2 -3.6	-3.6	*	*	+16 0	+2 -3.6	*	+16 0	0 -16
3				+5 -5	*	*	*	*	*	*	*	*	*	*	*	*
4			į		+3.6	*	*	*	*	*	*	*	*	*	*	*
5						0 -16	*	+2 -3.6	+2	*	0 -16	+16 0	+2 -3.6	*	+16	*
6							*	*	*	*	*	*	0 -16	*	*	*
7								+5 -5	*	*	*	*	*	*	*	*
8									*	*	*	*	*	*	*	*
9										+5 -5	*	*	*	*		*
10											*	*	*	*	*	*
11												*	*	*	*	*
12													0 -16	*	*	*
13														+5 -5	*	*
14															*	*
15																+16
16																

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

# ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		TEST LIMITS CIR- CUIT CA3048			UNITS	TYPICAL CHARAC- TERISTICS CURVES	
	L	L		FIG.	MIN.	TYP.	MAX.		FIG.
STATIC				r			r	r	
Current drain per amplifier pair	I <sub>12</sub> or I <sub>15</sub>	Vcc	= +12V	3	9.5	13.5	17.5	m A	4,5
DC Voltage at Output Terminals	V1, V6, V11, V16	Vcc	; = +12V	3	6.1	6.9	8.1	V	-
DC Voltage at Feedback Terminals	V3, V7, V10, V14	٧cc	; = +12V	3	1.7	2.0	2.3	V	-
DC Voltage at Input Terminals	V4, V8, V9, V13	٧cc	= +12V	3	2.2	2.5	2.8	V	•
DYNAMIC (Characteristics g		ach amplif	ier with no AC	feedbacl	()				
Open-Loop Gain	Aol	V <sub>C</sub> C EIN	= +12V = 2 m V f = 10 kHz	6	53	58	-	dB	7,8
Output Voltage Swing	V <sub>O</sub> (rms)	Vс0 ТН [	c = +12V f = 1kHz 0 = 5%	6	2.0	2.4	-	٧	-
Open-Loop -3dB Bandwidth	в₩	EIN	= +12V = 2 m V	6	250	300	-	kHz	9
Total Harmonic Distortion	THD		12V, f = 1 kH z = 2V rm s	6	-	0.65	-	%	10
Input Resistance	RIN	OPEN LOOP Terminals 3, 7, 10, and 14 are by- passed to ground f = 1kHz		-	-	90	-	kΩ	-
Input Capacitance	CIN	f =	1MHz	_	-	9	-	pF	-
Output Resistance	ROUT	and 14	als 3, 7, 10 are by- to ground	1	-	1	-	$\mathbf{k}Ω$	_
Output Capacitance	COUT	f =	1MHz	•	-	18	-	pF	
Feedback Capacitance (Output to non- inverting Input)	CFB		= +12V = 1MHz	1	-	<0.1	-	pF	-
Broad-Band Output Noise Voltage	EN	Equival	= +12V = 10 kΩ = 40 dB ent 3W = 50 kHz	11	-	0.3	1	m V	-
Output Noise Voltage  "Weighted"	EN(WT)			12	-	0.5	2.2	m∨	-
			10 H z	-		10		dB	
	NF		100 H z	-	-	5.8		dB	
Noise Figure	(R <sub>S</sub> = 5 kΩ)	f =	1 kHz			2 1.1	-	dB dB	-
		10 kHz 100 kHz				0.6		dB	
Inter-Amplifier Audio Separation "Cross Talk"		VCC = +12V f = 1kHz 0 dB = 0.78V		13	_	<-45	-	dB	
Inter-Amplifier Capacitance (Any amplifier output to any other amplifier input)	С	Vcc f	= +12V = 1MHz	-	-	<0.02	-	pF	-




Fig. 2 - Schematic diagram for CA3048.




Fig.3 - Test circuit for measurement of collector supply voltage and currents.

Fig.4 - Typical DC supply current vs supply voltage.





Fig.5 - Typical DC supply current vs ambient temperature.




\* Sig Gen should be a low distortion type (0.2% THD or less) HP206A or equivalent.

Adjustment of Eg to 2 volts will make Es = 2 mV.

Test Circuit shows Amplifier #1 under test, to test Amplifiers 2, 3, or 4; Connect terminals as shown in Table.

AMPLIFIER	7	TERMINALS					
AWIFLIFIER	OUTPUT	INPUT	BYPASS				
1	1	4	3				
2	6	8	7				
3	11	9	10				
4	16	13	14				

Fig.6 - Test circuit for measurement of distortion, openloop gain and bandwidth characteristics.



 $\textbf{\textit{Fig.7-Typical amplifier gain vs DC supply voltage}.}$ 




Fig.8 - Typical open-loop gain vs ambient temperature.




Fig.9 - Typical open-loop gain vs frequency.






Fig. 10 - Typical total harmonic distortion vs ambient temperature.



To test Amplifiers 1, 2, 3, or 4, connect terminals as shown in Table.

AMPLIFIER	TERMINALS						
AMI LIFIER	OUTPUT	INPUT	BYPASS				
1	1	4	3				
2	6	8	7				
3	11	9	10				
4	16	13	14				

Fig. 11 - Test circuit for measurement of broadband noise characteristic.




● L<sub>1</sub> - 2.5 millihenry inductor, dc resistance 0.3 ohms or less.

\* Resistors metal film type, 1%. To test amplifiers, connect terminals as shown in Table.

AMPLIFIER	TERMINALS						
AWIFLIFIER	OUTPUT	INPUT	BYPASS				
1	1	4	3				
2	6	8	7				
3	11	9	10				
4	16	13	14				

Fig. 12 - Test circuit for measurement of "weighted" output noise voltage characteristic.



\* V.T.V.M. - Hewlett-Packard Model 400D or equivalent.

#### Procedure:

- 1. Adjust Signal Generator for 0 dB output at reference terminal.
- 2. Read voltage at other output terminals (Figure shows terminal #1 used as reference).

Fig. 13 - Test circuit for measurement of inter-amplifier audio separation "cross talk" characteristic.




Fig. 14 - Typical amplifier gain vs feedback resistance.

# OPERATING CONSIDERATIONS

## **Economical Gain Control**


The CA3048 is designed to permit flexibility in the methods by which amplifier gain can be controlled. Fig. 14 shows a curve of the gain of an amplifier when the internal resistive feedback of the device is used in conjunction with an external resistor. Although measured gain of various amplifiers will not be uniform, because of tolerances of internal resistances, this method is very economical and easy to apply.


## Stability

The CA3048, as in other devices having high gain-bandwidth product, requires some attention to circuit layout, design, and construction to achieve stability.

Should the CA3048 be left unterminated, socket capacitance alone will provide sufficient feedback to cause high frequency oscillations; therefore, all test circuits in this data bulletin include loading networks that provide stability under all conditions.

## DIMENSIONAL OUTLINE





16-LEAD DUAL-IN-LINE PLASTIC

JEDEC MU-001-AC								
SYMBOL	INC	HES		MILLIM	ETERS			
SYMBOL	MIN	MAX	NOTE	MIN	MAX			
A	.155	.200		3.94	5.08			
A <sub>1</sub>	.020	.050		.51	1.27			
В	.014	.020		.356	.508			
В	.035	.065		.89	1.65			
С	.008	.012		.204	.304			
D	.745 .785		1	18.93	19.93			
E	.300	.325		7.62	8.25			
Εl	. 240	.260	i i	6.10	6.60			
•1	. 100	TP	2	2.54	TP			
• •	.300	TP	2, 3	7.62 TP				
L	.125	. 150		3.18	3.81			
L <sub>2</sub>	.000	.030	1	.000	.76			
а	00	150	4	00	150			
N	16		5	16				
Nı	0		6	(	)			
Qì	.040	.075		1.02	1.90			
s	.015	.060	1	. 39	1.52			

# NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. e applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.

  6. N<sub>1</sub> is the quantity of allowable missing leads

# IC Amplifier, Control, and Special-Function Circuits



# **Linear Integrated Circuits**

CA3002

- Designed for use in Communication Equipment
- Balanced differential amplifier configuration with controlled constant-current source provides outstanding versatility
- Built-in temperature stability for operation from -55°C to +125°C
- Companion Application Note ICAN-5036 "Application of the RCA-3002 Integrated-Circuit
  IF Amplifier" covers different operating modes, cross modulation, gain control, 4-stage
  amplifier design, and an envelope and product detector analysis.



# **APPLICATIONS**

- Product Detector
- AM Detector
- IF & Video Amplifier
- Schmitt Trigger

# **HIGHLIGHTS**

• Useful Frequency Range DC to. . 15 MHz

# SCHEMATIC DIAGRAM




Fig.1

# ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, at TA = 25°C

Indicated voltage or current limits for each terminal can be applied under the specified operating conditions for other terminals.

All voltages are with respect to ground (-V<sub>CC</sub>, +V<sub>EE</sub>,)or common terminal of Positive and Negative DC supplies).

TERMINAL	VOLTAGE O	R CURRENT	CONDITIONS				
IERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE			
1	-8 V	0 V	2, 7 5, 10 9	-8 0 +6			
2	-10 V	0 V	1, 5, 10 9	0 +6			
3	-8.5 V	0 V	1, 5, 10 7 9	0 -6 +6			
4	-8 V	0 V	1, 5, 10 2, 7 9	0 -8 +6			
5	-3.5 V	+3.5 V	1, 10 2, 7 9	0 -6 +6			
CASE	INTERNALLY CONNECTED TO TERMINAL No.2 (SUBSTRATE) DO NOT GROUND						

TEDMINAL	VOLTAGE O	R CURRENT ITS	CONDITIONS			
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
6	INTERNAL CONNECTION DO NOT USE					
7	-12 V	0 V	1, 5, 10 2 9	0 -6 +6		
8	20	m <b>A</b>	1, 5, 7, 10 2 9	0 -6 +6		
				istor Between nals 7 & 8		
9	0 V	+10 V	1, 5, 10 2, 3, 7	0 -6		
10	-3,5 V	+3.5 V	1, 5 2, 7 9	0 -6 +6		

OPERATING-TEMPERATURE RANGE . . . -55°C to +125°C STORAGE-TEMPERATURE RANGE . . . . -65°C to +150°C

MAXIMUM INPUT-SIGNAL VOLTAGE.... ± 4 V

MAXIMUM DEVICE DISSIPATION: ....

Above 85°C ...... Derate linearly 5 mW/°C

# STATIC CHARACTERISTICS AND TEST CIRCUITS




Fig.2 - Input unbalance voltage & current vs temperature.




Fig.3 - Input bias current vs temperature.

# ELECTRICAL CHARACTERISTICS, at TA = 25°C, VCC = +6 V, VEE = -6 V

							LIN	NITS		TYPICAL
CHARACTERISTICS	SYMBOLS	MBOLS TERMINALS No.3 & No.4 CIRCUITS NOT CONNECTED		1		CA3002				CHARAC- TERISTICS CURVES
		UNLLS	ONEESS OTHERWISE NOTED			Min.	Typ.	Max.	Units	Fig.
STATIC CHARACTERISTICS:				V4.0						
Input Offset Voltage	٧ <sub>IO</sub>				4	-	2.2		mV	2
Input Unbalance Current	IIU						2.2	10	$\mu$ A	2
Input Bias Current	ΙĮ					•	20	36	μA	3
		MODE		TERMINAL						
Quiescent Operating			2	4						
Voltage		Α	VEE	NC		-	2.8	-	٧	4
		В	VEE	VEE			3.9	-	٧	4
Device Dissipation	PT						55	-	mW	None
DYNAMIC CHARACTERISTICS:										
Differential Voltage Gain (Single-Ended Input and Output)	ADIFF		f = 1.	: 10 mV 75 MHz 50Ω		19	24	-	dB	5 <b>&amp;</b> .5
Bandwidth at -3 dB Point	BW	R <sub>S</sub> =	50Ω,	V <sub>IN</sub> = 10 mV		•	11	-	MHz	6
Maximum Output Voltage Swing	V <sub>OUT</sub> (P-P)			•		-	5.5		Vp.P	None
Noise Figure	NF	f = 1	.75 MH	Iz Rs = 1 kΩ	12	•	4	8	dB	7
Input Impedance Components: Parallel Input Resistance	RIN	f = 1.75 MHz		None	•	100k	-	Ω	None	
Parallel Input Capacitance	CIN		f = 1.	75 MHz	None	•	4		pF	None
Output Resistance	ROUT		f = 1.	75 MHz	14	-	70	-	Ω	9a& 9b
AGC Range (Maximum Voltage Gain to Complete Cutoff	AGC		f = 1.	75 MHz	18	60	80		dB	12

# STATIC CHARACTERISTICS AND TEST CIRCUITS





Fig.4 - Quiescent operating voltage vs temperature.

## DYNAMIC CHARACTERISTICS



POSITIVE DC SUPPLY VOLTS (V<sub>CC</sub>) \* +6
NEGATIVE DC SUPPLY VOLTS (V<sub>EC</sub>) \* -6
AMBIENT TEMPERATURE (T<sub>A</sub>) \* 25°C

25
20
21
22
24
68
24
68
24
68
24
68
20
92CS-13882

Fig. 5a - Differential voltage gain vs temperature.

Fig. 5b - Differential voltage gain vs frequency.

## DYNAMIC CHARACTERISTICS AND TEST CIRCUITS





Fig. 6 - Bandwidth at -3 dB point vs temperature.



\*Taps are adjusted to provide indicated equivalent values of Rs with tank tuned to resonance at 1.75 MHz, and a 50- $\Omega$  resistor connected to simulate the noise diode.

Fig. 8 - Noise figure.




Fig. 7 - Noise figure vs source resistance.




Fig. 9a - Output resistance vs temperature.

## DYNAMIC CHARACTERISTIC AND TEST CIRCUIT




Fig. 9b - Output resistance vs frequency.





Fig. 10 - Input level for — 30 dB intermodulation vs. temperature



- 1) Increase both input-signal tones until the 2f<sub>2</sub>-f1 and 2f<sub>1</sub>-f2 outputsignal voltages are 30 dB below the f<sub>1</sub> and f<sub>2</sub> output-signal voltages.
- 2) Measure rms values of the input and output signal voltages.
- The measured input signal voltage is that value when the 3rd-harmonic intermodulation products are 30 dB below the fundamental outputs.

Fig. 11 - Intermodulation Test Circuit .

- 1) Set attenuator at 80 dB attenuation.
- 2) Set variable dc supply voltage at 0 V.
- Increase signal input voltage until RF V.T.V.M. indicates 5 mV output.
- 4) Set variable dc supply voltage at -6 V.
- 5) Adjust attenuator until RF V.T.V.M. again indicates 5 mV output.
- 6) Change in attenuator setting in dB is total AGC Range.




Fig. 12 - AGC range vs frequency.





Fig. 13 - AGC range.

# DIMENSIONAL OUTLINE



92CS-15835

	INC	HES		MILLIN	METERS
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.230 TP		2	5.8	4 TP
A1	0 10			0	0
A2	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB1	0	0		0	0
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
øD1	0.305 0.335			7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	360 TP			360	TP
N	10		6	10	
N <sub>1</sub>	1		5	1	

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- ØB applies between L<sub>1</sub> and L<sub>2</sub>. ØB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**

CA3011 CA3012

# Wide-Band Amplifiers


Monolithic Silicon

# FEATURES & APPLICATIONS


- exceptionally high amplifier gain: power gain at 4.5 MHz - 75 dB typ.
- excellent limiting characteristics –
   Input limiting voltage (knee) =
   600 μV typ. at 10.7 MHz
- wide frequency capability –
   100 kHz to > 20 MHz







# BLOCK DIAGRAM OF TYPICAL FM RECEIVER USING RCA-CA3011 OR CA3012 INTEGRATED CIRCUIT WIDE-BAND AMPLIFIER



# ABSOLUTE-MAXIMUM VOLTAGE LIMITS AT TA = 25° C

Indicated voltage limits for each terminal can be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 8),

NOTE: TERMINALS 6, 7, AND 9 OF RCA-CA3011 AND CA3012 ARE USED FOR INTERNAL CONNECTIONS. DO NOT APPLY VOLTAGES OR MAKE EXTERNAL CONNECTIONS TO THESE TERMINALS.

# CA3011

TEDMINAL	VOLTAGE LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS								
TERMINAL			1	2	3	4	5	8	10		
1	-3	+3	-	Same as 1		+2.5 to +7.5	+7.5	Ground	+7.5		
2	-3	+3	Same as 2	-		+2.5 to +7.5	+7.5	Ground	+7.5		
3	-3	+3	-3 to +3	Same as 1	Apply Voltage	+2.5 to +7.5	+7.5	Ground'	+7.5		
4	+2.5	+7.5	-3 to +3	Same as 1	Not Apr	-	+7.5	Ground	+7.5		
5	0	+10	-3 to +3	Same as 1	Do Not External	+2.5 to +7.5	-	Ground	+7.5		
8	-3	+7.5	-3 to +3	Same as 1	ے ا	+2.5 to +7.5	+7.5	Ground	+7.5		
10	0	+10	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Ground	-		
CASE	INTERNALLY CONNECTED TO TERMINAL NO.8 (GROUND TERMINAL)										

## CA3012

TEDMINIAL	VOLTAGE LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS								
TERMINAL	VULTAGE	- LIMI12	1	2	3	4	5	8	10		
1	-3	+3	-	Same as 1		+2.5 to +10	+10	Ground	+10		
2	-3	+3	Same as 2	-	. و	+2.5 to +10	+10	Ground	+10		
3	-3	+3	-3 to +3	Same as 1	Apply Voltage	+2.5 to +10	+10	Ground	+10		
4	+2.5	+10	-3 to +3	Same as 1		-	+10	Ground	+10		
5	0	+13	-3 to +3	Same as 1	Do Not External	+2.5 to +10	-	Ground	+10		
8	-3	+10	-3 to +3	Same as 1	] 🗓	+2.5 to +10	+10	Ground	+10		
10	0	+13	-3 to +3	Same as 1		+2.5 to +10	+10	Ground	-		
CASE	INTERNALLY CONNECTED TO TERMINAL NO.8 (GROUND TERMINAL)										

OPERATING-TEMPERATURE RANGE		
STORAGE-TEMPERATURE RANGE	-65 to	+ 150 <sup>0</sup> C
MAXIMUM INPUT-SIGNAL VOLTAGE:		
Between Terminals 1 and 2		±3 V
MAXIMUM DEVICE DISSIPATION		300 mW
RECOMMENDED MINIMUM DC SUPPLY VOLTAGE (V	/cc)	5.5 V

# Example of Use of LIMITS TABLE:

For RCA-3012, a maximum voltage of  $\pm 3$  volts may be applied to Terminal 1 under the following conditions:

Terminal 2 is at the same dc potential as Terminal 1

Terminal 3: do not apply external voltage

Terminal 4 is at any dc potential between +2.5 and +10 volts

Terminal 5 is at a dc potential of +10 volts

Terminals 6, 7, and 9 are at 0 dc potential (NOT USED)

Terminal 8 is at dc ground potential

Terminal 10 is at a dc potential of +10 volts

# **ELECTRICAL CHARACTERISTICS**

			TEST COND	ITIONS					LIM!	TS			
CHARACTERISTICS	SYMBOLS	SETUP & PROCEDURE	FREQUENCY f	DC SUPPLY VOLTAGE VCC	AMBIENT TEMPERA- TURE TA		RCA CA301			RCA CA301		UNITS	TYPICAL CHARAC- TERISTICS CURVES
		Fig.	Mc/s	Volts	°C	Min.	Тур.	Max.	Min.	Тур.	Max.	1	Fig.
					-55	-	80	-	66	80	135	mW	
			-	6	+25	60	90	133	66	90	121	mW	4
					+125	-	70	-	65	70	121	mW	
Total					-55	<u> </u>	130	_	97	130	190	mW	
Device Dissipation *	PT	3	-	7.5	+25	95	120	187	97	120	167	mW	4
Discipation.					+125	_	100	_	95	100	167	mW	
					-55	-	_	_	150	210	275	mW	
			-	10	+25	<u> </u>	<u> </u>	-	150	190	255	mW	4
					+125	-	-	-	150	160	255	mW	
		_	_	_	-55	-	55	_	50	55	-	dB	
		5	1	6	+25	60	66	-	60	66	<u>-</u>	dB	6
					+125	-	61	-	50	61	-	dB	
		5	1	7.5	-55 +25	- 65	59 70	_	55 65	59 70	-	dB	•
Voltage Gain**	A	อ	1	7.5	+125	-	65	-	55	65	-	dB dB	6
					-55	-	-	-	55	61	-	dB	
		5	1	10	+25	-	-	-	65	71	-	dB	6
					+125	-	-	-	55	66	-	dB	
		•	4.5	7.5	+25	60	67	-	60	67	-	dB	-
		5	10.7	7.5	+25	55	61	•	55	61	-	dB	7
Input-Impedance Components: Parallel Input Resistance	R <sub>IN</sub>	8	4.5	7.5	+25	-	3	-	-	3	-	kΩ	9
Parallel Input Capacitance	C <sub>IN</sub>	8	4.5	7.5	+25	-	7	-	-	7	-	pF	9
Output Impedance Components: Parallel Output Resistance	ROUT	10	4.5	7.5	+25		31.5	_	-	31.5	-	kΩ	11
Parallel Output	001												
Capacitance	COUT	10	4.5	7.5	+25	-	4.2	-	-	4.2	-	pF	11
Noise Figure	NF	12	4.5	7.5	+25	-	8.7	-	-	8.7	-	dB	13
Input Limiting Voltage (Knee)	Vi(lim)	5	4.5	7.5	+25	-	300	450	_	300	400	μ <b>V</b>	6

<sup>\*</sup> The total current drain may be determined by dividing PT by VCC.

<sup>\*\*</sup> Recommended minimum dc supply voltage (VCC) is 5.5 V. Nominal load current flowing into terminal 5 is 1.5 mÅ at 7.5 V.

# TYPICAL CHARACTERISTICS AND TEST SETUPS

## DISSIPATION TEST SETUP




Fig.3

DISSIPATION VS TEMPERATURE





Fig.4

## VOLTAGE-GAIN TEST SETUP



# **PROCEDURES**

- A Voltage Gain:
  - Set input frequency at desired value, v<sub>i</sub> = 100 µV rms.
  - 2) Record vo.
  - 3) Calculate Voltage Gain A from  $A = 20 \log_{10} v_0/v_i$
  - Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.
- B Input Limiting Voltage (Knee):
  1) Repeat Steps A1 and A2, using v<sub>i</sub> = 100 mV
  - 2) Decrease  $v_i$  to the level at which  $v_0$  is 3 dB below its value for  $v_i = 100$  mV.
  - 3) Record vi as Input Limiting Voltage (Knee).

Fig. 5

# **VOLTAGE GAIN & INPUT LIMITING VOLTAGE VS TEMPERATURE**




Fig.6

# VOLTAGE GAIN AND INPUT LIMITING VOLTAGE **VS FREQUENCY**




Fig.7

# TYPICAL CHARACTERISTICS AND TEST SETUPS

# INPUT-IMPEDANCE COMPONENTS TEST SETUP




Fig.8

# INPUT-IMPEDANCE COMPONENTS VS FREQUENCY





Fig.9

# OUTPUT-IMPEDANCE COMPONENTS



# OUTPUT-IMPEDANCE COMPONENTS VS FREQUENCY





Fig. 11

# TYPICAL CHARACTERISTICS AND TEST SETUPS

# NOISE FIGURE TEST SETUP



 $L_1 = 82 \mu H$ , center-tapped

 $L_2 = 2.36 \mu H$ 

C<sub>1</sub>,C<sub>2</sub> = Arco Type 423 padder, or equivalent

Fig. 12

#### NOISE FIGURE VS DC SUPPLY VOLTAGE





Fig. 13

#### DIMENSIONAL OUTLINE FOR CA3011 AND CA3012



92CS-15835

SYMBOL	INC	HES	NOTE	MILLIN	METERS
STINDOL	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.23	30 TP	2	5.8	4 TP
A1	0	10		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φ <b>B</b> 1	0	0		0	0
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
øD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	36	TP TP		360	TP
N		10	6	1	0
N <sub>1</sub>		1	5		1

#### NOTES

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi$ B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$ B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5.  $N_1$  is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits CA3020 CA3020A

# Multipurpose Wide-Band Power Amplifiers


Monolithic Silicon

The RCA-CA3020 and CA3020A are Integrated-Circuit, Multistage, Multipurpose, Wide-Band Power Amplifiers on a single monolithic silicon chip. They employ a highly versatile and stable direct-coupled circuit configuration featuring wide frequency range, high voltage and power gain, and high power output. These features plus inherent stability over a wide temperature range make the CA3020 and CA3020A extremely useful for a wide variety of applications in military, industrial, and commercial equipment.

The CA3020 and CA3020A are particularly suited for service as Class B power amplifiers. The CA3020A can provide a maximum power output of 1 watt from a 12-volt DC supply with a typical power gain of 75 dB. The CA3020 provides 0.5 watt power output from a 9-volt supply with the same power gain.

These types are supplied in hermetically sealed, TO-5 style 12-lead packages.

## SCHEMATIC DIAGRAM FOR CA3020 AND CA3020A



The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as  $\pm$  30%.

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

# MULTIPURPOSE WIDE-BAND POWER AMPLIFIERS



12-Lead TO-5

# For Military, Industrial, and Commercial Equipment at Frequencies up to 8 MHz

#### **FEATURES**

- High power output class B amplifier —
   CA3020 . . . . 0.5 watt typ. at V<sub>CC</sub> = +9V
   CA3020A . . . 1.0 watt typ. at V<sub>CC</sub> = + 12V
- Wide frequency range ——
   Up to 8 MHZ with resistive loads
- Single power supply for class B operation with transformer —

 Built-in temperature-tracking voltage regulator provides stable operation over -55°C to +125°C temperature range

## **APPLICATIONS**

- AF power amplifiers for portable and fixed sound and communications systems
- Servo-control amplifiers
- Wide-band linear mixers
- Video power amplifiers
- Transmission-line driver amplifiers (balanced and unbalanced)
- Fan-in and fan-out amplifiers for computer logic circuits
- Lamp-control amplifiers
- Motor-control amplifiers
- Power multivibrator
- Power switches
- Companion Application Note, ICAN 5766 "Application of CA3020 and CA3020A Integrated Circuit Multipurpose Wide-Band Power Amplifiers".

## ABSOLUTE-MAXIMUM RATINGS:

DISSIPATION:	WITHOUT HEAT SINK	WITH HEAT SINK
At $T_A = 25^{\circ}C_{\bullet}$ .		At T <sub>C</sub> = 25°C 2 W
Above $T_A = 25^{\circ}C$	derate linearly 6.7 mW/°C	At $T_C = 25^{\circ}C$ to $T_C = 55^{\circ}C$ 2 W
		Above $T_C = 55^{\circ}C$ . derate linearly 16.7 mW/ $^{\circ}C$
TEMPERATURE RAI		_
Operating		+125°C

# MAXIMUM VOLTAGE RATINGS at TA = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 12 is 0 to +10 volts.

# MAXIMUM CURRENT RATINGS

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	TERM- INAL No.	I <sub>IN</sub>	IOUT
1		*	*	*	*	*	*	*	▲ 0 -10/-12	+3 Note 1	*	+10 0	1	•	20
2			*	*	*	*	*	*	*	*	*	+2 -2	2	•	-
3				*	*	*	*	*	*	*	*	+2 -2	3	-	-
4					<b>4</b> +18/+25 0	*	*	*	*	*	*	+18/+25 0	4	300	-
5						*	*	*	*	*	*	+3 Note 2	5		300
6							<b>^</b> 0 -18 ∕-25	*	*	*	*	+3 Note 2	6	-	300
7								*	*	*	*	418/+25 0	7	300	-
8									Note 3	*	*	Note 3	8	,	-
9										+10 0	Note 1 0	+10/+12 0	9	20	-
10											*	+10 0	10	1	-
11												*	11	20	-
12												REF. SUB- STRATE	12	-	-

Note 1: This voltage is established by the maximum current rating.

Note 2: The emittets of  $Q_6$  and  $Q_7$  may be returned to a negative voltage supply through emitter resistors. Current into terminal No.9 should not be exceeded and the total device dissipation should not be exceeded.

Note 3: Terminal No.8 may be connected to terminals Nos.9, 11, or 12.

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

<sup>▲</sup> Higher value is for CA3020A.

# ELECTRICAL CHARACTERISTICS AT TA = 25°C

		TEST CO	NDI TI ON	S							
CHARACTERISTICS	SYMBOLS	CIRCUIT AND Procedure	SUP VOLT			CA3 020			LIMITS CA3020A		UNITS
		FIG.	v <sub>CC1</sub>	V <sub>CC2</sub>	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Collector-to-Emitter Breakdown Voltage, Q <sub>6</sub> & Q <sub>7</sub> at 10 mA	V <sub>(BR)CER</sub>	2 <sub>a</sub>	-	-	18		-	25	-	-	٧
Collector-to-Emitter Breakdown Voltage, Q <sub>1</sub> at 0.1 mA	V <sub>(BR)CEO</sub>	-	-		10	-		10	-		٧
Idle Currents, Q <sub>6</sub> & Q <sub>7</sub>	I <sub>4</sub> IDLE I <sub>7</sub> IDLE	8	9.0	2.0	-	5.5	-	-	5.5	-	mA
Peak Output Currents, Q <sub>6</sub> & Q <sub>7</sub>	I <sub>4</sub> PK I <sub>7</sub> PK	8	9.0	2.0	140	-	-	180	-	-	mA
Cutoff Currents, Q <sub>6</sub> & Q <sub>7</sub>	I <sub>4</sub> CUTOFF I <sub>7</sub> CUTOFF	8	9.0	2.0	-	-	1.0	-		1.0	mA
Differetial Amplifier Current Drain	ICC1	8	9.0	9.0	6.3	9.4	12.5	6.3	9.4	12.5	mA
Total Current Drain	ICC1 + ICC2	8	9.0	9.0	8.0	21.5	35.0	14.0	21.5	30.0	mA
Differential Amplifier Input Terminal Voltages	V <sub>2</sub> V <sub>3</sub>	8	9.0	2.0	-	1.11	-		1.11	-	٧
Regulator Terminal Voltage	v <sub>11</sub>	8	9.0	2.0	-	2.35		-	2.35	-	V
Q, Cutoff (Leakage) Currents: Collector-to-Emitter	ICEO		10.0	-	-	-	100	-	-	100	
Emitter-to-Base	I <sub>EB0</sub>	-	3.0		-	-	0.1	٠	-	0.1	$\mu$ A
Collector-to-Base	ICB0		3.0		-		0.1	•	-	0.1	
Forward Current Transfer Ratio, Q <sub>1</sub> at 3 mA	hFE1	-	6.0		30	75	-	30	75		
Bandwidth at -3 dB Point	BW	9	6.0	6.0	·	8	-	•	8	-	MHz
			6.0	6.0	200	300ª	-	200	300 <sup>a</sup>	-	
Maximum Power Output	P <sub>O(MAX)</sub>	10	9.0	9.0	400	550 <sup>a</sup>	-	400	550 <sup>a</sup>	-	m <b>W</b>
	1		9.0	12.0	<u> </u>	-	-	800	1000 <b>b</b>		
Sensitivity for P <sub>OUT</sub> = 400 mW	e <sub>IN</sub>	10	9.0	9.0	Ŀ	35 <b>a</b>	55	-	-		mV
Sensitivity for P <sub>OUT</sub> = 800 mW	e <sub>IN</sub>	10	9.0	12.0	-	-		-	50 <b>b</b>	100	mV
Input Resistance Terminal 3 to Ground	R <sub>IN3</sub>	11	6.0	6.0	-	1000	-	-	1000	-	Ω
Junction-to-Case Thermal Resistance	θ <sub>J-C</sub>	-	-	-	-		60	-	-	60	°C/W

a R<sub>CC</sub> = 130  $\Omega$ 

b R<sub>CC</sub> = 200  $\Omega$ 





Fig.2



 Typical audio amplifier circuit utilizing the CA3020 or CA3020A as an audio preamplifier and class B power amplifier

a. Collector-to-emitter breakdown voltage (Q $_6$  & Q $_7$ ) circuit


TYPICAL PERFORMANCE DATA\*

An External Radiator is Recommended for High Ambient Temperature Operation

CHARACTERISTICS	SYMBOLS	CA3020	CA3020A	UNITS
Power Supply Voltage	v <sub>cc1</sub>	9.0	9.0	v
Tower supply vortage	v <sub>cc2</sub>	9.0	12.0	•
Zoro Signal Current Diff. Ampl.	'cc <sub>1</sub>	15	15	m A
Zero Signal Current Output Ampl.	I <sub>CC2</sub>	24	24	"""
Manimum Signal Current Diff. Ampl.	I <sub>CC1</sub>	16	16.6	m A
Maximum Signal Current Output Ampl.	I <sub>CC2</sub>	125	140	IIIA
Maximum Power Output at THD = 10%	Ро	550	1000	m W
Sensitivity	e <sub>IN</sub>	35	45	m V
Power Gain	GP	75	75	dB
Input Resistance	R <sub>IN</sub>	55	55	kΩ
Efficiency	η	45	55	%
Signal-to-Noise Ratio	S/N	70	66	dB
THD at 150 mW level		3.1	3.3	%
Test Signal Frequency from 600 $\Omega$ Generator		1000	1000	Hz
Equivalent Collector-to-Collector Load Resistance	R <sub>CC</sub>	130	200	Ω

<sup>\*</sup> Refer to Figs.8 through 12 for Measurement and Symbol Information.

# TYPICAL TRANSFER CHARACTERISTICS



a. Test Setup





Fig.3 b. Characteristics with R<sub>10</sub> shorted out







Fig.4 b. Characteristics with R<sub>10</sub> in circuit

# "MINIMUM DRIVE" TYPICAL CURRENT-VOLTAGE SATURATION CURVE








Fig.5 b. Characteristic

File No. 339 CA3020, CA3020A

## ZERO SIGNAL AMPLIFIER CURRENT VS DIFFERENTIAL AMPLIFIER SUPPLY VOLTAGE



a. Test Setup



DIFFERENTIAL AMPLIFIER SUPPLY VOLTS (VCCI) 92CS-15229 b. Differential Amplifier Characteristics






Fig.6


# ZERO SIGNAL AMPLIFIER CURRENT VS AMBIENT TEMPERATURE



a. Test Setup




b. Differential Amplifier Characteristics



c. Output Amplifier Characteristics

#### STATIC CURRENT AND VOLTAGE TEST CIRCUIT




CURRENTS OR VOLTAGES	S1	<b>S</b> 2
I <sub>4-IDLE</sub>	open	open
I <sub>7-IDLE</sub>	open	open
I <sub>4-PEAK</sub>	open	close
I <sub>7-PEAK</sub>	close	open
1 <sub>4</sub> -cutoff	close	open
I <sub>7-CUTOFF</sub>	open	close

CURRENTS OR VOLTAGES	<b>S</b> 1	\$2
l <sub>CC1</sub>	open	open
I <sub>CC2</sub>	open	open
V <sub>2</sub>	open	open
V <sub>3</sub>	open	open
v <sub>11</sub>	open	open

Fig.8

#### MEASUREMENT OF BANDWIDTH AT -3 dB POINTS




## PROCEDURES:

- 1. Apply desired value of  $V_{CC_1}$  and  $V_{CC_2}$  2. Apply 1 kHz input signal and adjust for  $e_{IN}$  = 5 mV (rms)
- 3. Record the resulting value of  $e_{\mbox{OUT}}$  in dB (reference value)
- Vary input-signal frequency, keeping e<sub>IN</sub> constant at 5 mV, and record frequencies above and below 1 kHz at which e<sub>OUT</sub> decreases 3 dB below reference value.
- 5. Record bandwidth as frequency range between -3 dB points.

Fig.9

# MEASUREMENTS OF ZERO-SIGNAL DC CURRENT DRAIN, MAXIMUM-SIGNAL DC CURRENT DRAIN, MAXIMUM POWER OUTPUT, CIRCUIT EFFICIENCY, SENSITIVITY, AND TRANSDUCER POWER GAIN



## PROCEDURES:

#### Zero-Signal DC Current Drain

- 1. Apply desired Value of  $v_{\rm CC}^{}_1$  and  $v_{\rm CC}^{}_2$  and reduce  $^{\rm e}_{\rm IN}$  to  $^{\rm 0V}$
- Record resulting values of I<sub>CC</sub> and I<sub>CC</sub> in mA as Zero-Signal DC Current Drain. 1

Fig.10

# Maximum-Signal DC Current Drain, Maximum Power Output, Circuit Efficiency, Sensitivity, and Transducer Power Gain

- 1. Apply desired value of  $\rm V_{CC}$  and  $\rm V_{CC}$  and adjust  $\rm e_{IN}$  to the value at which the Total Harmonic Distor-
- tion in the output of the amplifier = 10% 2. Record resulting value of  $I_{CC_1}$  and  $I_{CC_2}$  in mA as Maximum-Signal DC Current Drain
- 3. Determine resulting amplifier power output in watts and record as Maximum Power Output (POUT)
- 4. Calculate Circuit Efficiency  $(\eta)$  in % as follows:

$$\eta = 100 \frac{P_{OUT}}{V_{CC_1}^{I}_{CC_1}^{+V}_{CC_2}^{I}_{CC_2}}$$

$$P_{OUT} \text{ is in watts, } V_{CC} \text{ are}$$

where  $P_{OUT}$  is in watts,  $V_{CC_1}$  and  $V_{CC_2}$  are in volts, and  $I_{CC_1}$  and  $I_{CC_2}$  are in amperes.


5. Record value of  $I_{CC_1}$  in mV (rms) required in Step 1

- as Sensitivity (e<sub>IN</sub>)
- Calculate Transducer Power Gain (G<sub>D</sub>) in dB as

 $G_p = 10\log_{10}$ 

where  $P_{IN}$  (in mW) =  $\frac{1}{3000 + R_{IN}(10)}$ 

## MEASUREMENT OF INPUT RESISTANCE



#### PROCEDURES:


Input Resistance Terminal 10 to Ground (RIN,

- 1. Apply desired value of  $V_{CC_1}$  and  $V_{CC_2}$  and sello's in
- 2. Adjust 1-kHz input for desired signal level of measurement
- 3. Adjust R for  $e_2 = e_1/2$ 4. Record resulting value of R as  $R_{IN}_{10}$

# Input Resistance Terminal 3 to Ground (RIN)

- 1. Apply desired value of  $V_{CC_1}$  and  $V_{CC_2}$  set S in Position 2
- 2. Adjust 1-kHz input for desired signal level of measurement
- 3. Adjust R for  $e_2 = e_1/2$
- 4. Record resulting value of R as R<sub>IN</sub><sub>2</sub> Fig.11

# MEASUREMENT OF SIGNAL-TO-NOISE RATIO AND TOTAL HARMONIC DISTORTION



#### PROCEDURES:

## Signal-to-Noise Ratio


- 1. Close S<sub>1</sub> and S<sub>3</sub>; open S<sub>2</sub>
- 2. Apply desired values of  $v_{CC_1}$  and  $v_{CC_2}$  3. Adjust  $e_{IN}$  for an amplifier output of 150mW and record resulting value of EOUT in dB as eOUT 1 (reference value)
- 4. Open  $\mathbf{S_{1}}$  and record resulting value of  $\mathbf{e_{OUT}}$  in dB as
- 5. Signal-to-Noise Ratio (S/N) =  $201 \circ g_{10} = 001 \circ g_{10}$

# **Total Harmonic Distortion**

- 1. Close  $S_1$  and  $S_2$ ; open  $S_3$
- 2. Apply desired values of  $V_{CC_1}$  and  $V_{CC_2}$  3. Adjust  $e_{IN}$  for desired level amplifier output power
- 4. Record Total Harmonic Distortion (THD) in %

Fig.12

# DIMENSIONAL OUTLINE



SYMBOL	INC	HES	NOTE	MILLIM	ETERS
SYMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.2	230	2	5.84	TP
Α1	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
ФΒ	0.016	0.019	3	0.407	0.482
φ <b>B</b> 1	0	0		0	0
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD1	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30°	TP		30°	TP
N	1:	2	6	1	2
N <sub>1</sub>	1	ī	5		1

- 1. Refer to Rules for Dimensioning Axial Lead Product Out
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- \phi B applies between L<sub>1</sub> and L<sub>2</sub>. 
   \phi B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions



# **Linear Integrated Circuits**

CA3021 CA3022 CA3023

# Low-Power Video and Wideband Amplifiers

Monolithic Silicon

RCA-CA3021, CA3022, and CA3023 are low-power integrated-circuit wideband amplifiers with a wide range of applications in industrial, military, and commercial communications equipment. Each consists of a multistage amplifier circuit and unconnected diodes on a single chip, hermetically sealed in a 12-lead TO-5 style package. The diodes may be connected to provide limiting in FM applications.

The CA3021, CA3022, and CA3023 have the same maximum ratings, and differ principally in dissipation (dc power requirements) and bandwidth capability. All three devices are designed for operation over the temperature range from  $\,$  -55 $^{\rm O}$  C to +125 $^{\rm O}$  C.



#### HIGHLIGHTS

- Low DC Power Drain:
   PD (CA3021 = 4 mW typ.)
   CA3022 = 12.5 mW typ.)
   CA3023 = 35 mW typ.)
- Excellent frequency response:
   3 dB (CA3021 = 2.4 MHz typ.


BW CA3022 = 7.5 MHz typ. CA3023 = 16 MHz typ.

- High Voltage Gain:
   CA3021 = 56 dB typ. at 0.5 MHz
   CA3022 = 57 dB typ. at 2.5 MHz
   CA3023 = 53 dB typ. at 5 MHz
- Wide AGC Range: 33 dB typ.
- Only one power supply (4.5 to 12 V) required
- Hermetically Sealed 12-Lead TO-5-style package
- Operation from -55° C to +125° C

## **APPLICATIONS**

- Gain-Controlled Linear Amplifiers
- AM/FM IF Amplifiers
   Video Amplifiers
   Limiters

SCHEMATIC DIAGRAM FOR CA3021, CA3022, AND CA3023



# ABSOLUTE-MAXIMUM RATINGS:

OPERATING-TEMPERATURE -55° C to +125° C RANGE ..... STORAGE-TEMPERATURE -65° C to +150° C RANGE .... DEVICE DISSIPATION, P<sub>T</sub> . . . 120 max. mW INPUT-SIGNAL VOLTAGE.... -3, +3 max. DC VOLTAGES AND CURRENTS .....

	VOLTA CURREN		CIRCUIT	CONDITIONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	CONDITIONS
1	-3V	+3V	1	Connected to Voltage Source through 100Ω Resistor
		,	5	+12V
			10, 11, 12	Ground
2	-3V	+12V	5	+12V
	-30	+124	10, 11, 12	Ground
	0.4	.101	5	+12V
3	0V	+12V	10, 11, 12	Ground
4	-12V 10 ma	+12V x. mA	6, 11	Ground
5	0 <b>V</b>	+18V	10, 11, 12	Ground
6	-12V 10 ma:	+12V x. mA.	5, 11	Ground


	VOLTA CURRENT		CIRCUIT C	CONDITIONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	CONDITIONS
7	0V			+12V
,	UV	+12V	10, 11, 12	Ground
_		_	5	+12V
8	20 max	c. mA	10, 11, 12	Ground
9	-0.5V	+3V	5	+12V
9	-0.50	+3∨	10, 11, 12	Ground
10	0 <b>V</b>	+41/	2,5	+12V
10	UV	747	4V 2,5	
	614	.1014	2	Ground
11	-6V	+12V	5	+12V
10	011		2,5	+12V
12	0V	+4V	11	Ground

See Table Below

**ELECTRICAL CHARACTERISTICS,** at  $\rm T_A$  =  $25^{\rm o}$  C,  $\rm V_{CC}$  = +6V, unless otherwise specified

CHARACTERISTIC SYMBOL  Device Dissipation PT  Quiescent Output Voltage  AGC Source Current IAGC  Voltage Gain A  Bandwidth at -3 dB Point BW  Input- Impedance Components Input Capacitance Cupter Current  Output  Device P  RIN CIN Cupacitance  Cupacitance  Cupacitance  Cupacitance  Output  Capacitance	TEST SETUP AND PROCEDURE  Fig.  2  4	T CONDITIONS  FEEDBACK RESISTANCE (R <sub>β</sub> ) BETWEEN TERMINALS 3 AND 7	FRE- QUENCY f MHz - - - - - 6V 0.5 0.8 2.5 3		Typ.  4  -  2.2  -  0.8  56  46		Min 5	Typ 12.5 - 1.9 - 0.8		(	Typ 35 -		UNITS Units mW mW	TYPICAL CHARAC- TERISTIC CURVE Fig. 3a,d 3b,d 3c,d
Quiescent Output Voltage  AGC Source Current  Voltage Gain  A  Bandwidth at -3 dB Point  Input- Impedance Components  Input Capacitance  Output  Output  Output  Quiescent Vo  Vo  Input Resistance Input Capacitance CIN	2 2 4	∞  ∞  39k  10k  4.7k  VAGC =+1  560k  39k  39k  10k  18k	- - - - - - 6V 0.5 0.8 2.5	1 - - - - - - 50 40	4 - - 2.2 - - 0.8	8	- 5 - - - -	- 12.5 - - 1.9	- 24 - - -	_ _ 24 _ _	- - 35 - -	- - 48 -	mW mW	3a,d 3b,d
Quiescent Output Voltage  AGC Source Current  Voltage Gain  A  Bandwidth at -3 dB Point  Input- Impedance Components  Input Capacitance  Output  Output  Output  Quiescent Vo  Vo  Input Resistance Input Capacitance CIN	2	∞ 39k 10k 4.7k  VAGC =+4  560k 39k 39k 10k 18k		_ _ _ _ _ _ 50	- 2.2 - - 0.8		5	12.5 - - 1.9	24 - - -	- 24 -	- 35 - -	- 48 -	mW mW	3b,d
Quiescent Output Voltage  AGC Source Current  Voltage Gain  A  Bandwidth at -3 dB Point  Input- Impedance Components  Input Capacitance  Output  Output  Output  Quiescent Vo  Vo  Input Resistance Input Capacitance CIN	2	39k 10k 4.7k VAGC =+1 560k 39k 39k 10k 18k		_ _ _ _ _ 50	- 2.2 - - 0.8	-	- - -	- 1.9	- - -	24	35 - -	48	mW	
Output Voltage  AGC Source Current  Voltage Gain  A  Bandwidth at -3 dB Point  Input- Inpudance Components  Input Capacitance CIN  Output	4	39k 10k 4.7k VAGC =+4 560k 39k 39k 10k 18k	- - - 6V 0.5 0.8 2.5	- - - - 50	2.2 - - 0.8	-	- - -	- 1.9 -	-	-	-	_		3c,d
Output Voltage  AGC Source Current  Voltage Gain  A  Bandwidth at -3 dB Point  Input- Inpudance Components  Input Capacitance CIN  Output	4	10k 4.7k VAGC =+4 560k 39k 39k 10k 18k	- - 6V 0.5 0.8 2.5 3	- - - 50 40	- - 0.8 56	-	-	1.9	-	-	_	<del> </del>	٧	
Output Voltage  AGC Source Current  Voltage Gain  A  Bandwidth at -3 dB Point  Input- Inpudance Components  Input Capacitance CIN  Output	4	4.7k VAGC =+1 560k 39k 39k 10k 18k	- 66V 0.5 0.8 2.5 3	- - 50 40	- 0.8 56	-	-	-	-	<del> </del>		_		
AGC Source Current  Voltage Gain  A  Bandwidth at -3 dB Point  Input- Impedance Components  Input Capacitance Contout  Output		VAGC =+1  560k 39k 39k 10k 18k	0.5 0.8 2.5 3	- 50 40	0.8	-	-			-	١,,		٧	-
Current 'AGC  Voltage Gain A  Bandwidth at -3 dB Point BW  Input-Impedance Components Input Capacitance CIN		560k 39k 39k 10k	0.5 0.8 2.5 3	50	56			0.8	_		1.3	_	٧	·
Bandwidth at -3 dB Point BW  Input-Impedance Components Input Capacitance Copyrights  Output	5	39k 39k 10k 18k	0.8 2.5 3	40		-				-	0.8	-	mA	-
Bandwidth at -3 dB Point BW  Input-Impedance Components Input Capacitance Copyrights  Output	5	39k 10k 18k	2.5		46		-	-	_	-	-	-	dB	6a
Bandwidth at -3 dB Point BW  Input-Impedance Components Input Capacitance Copyrights  Output	5	10k 18k	3	_		-	-	+	-	-	-	-	dB	6a,d
Bandwidth at -3 dB Point BW  Input-Impedance Components Input Capacitance Copyrights  Output	5	18k			-	-	50	57	-	-	-	-	dB	6b
-3 dB Point  Input- Impedance Components  Input Capacitance  Output  BW  RIN  Input Capacitance  CIN			5	-	-	_	40	44	-	_	-	-	dB	6b,d
-3 dB Point  Input- Impedance Components  Input Capacitance  Output  BW  RIN  Input Capacitance  CIN		4.71.		-	-	-	-	1	-	50	53	-	dB	6c
-3 dB Point  Input- Impedance Components  Input Capacitance  Output  BW  RIN  Input Capacitance  CIN		4.7k	10	-	-	-	1	-	-	40	44	-	dB	6c,d
-3 dB Point  Input- Impedance Components  Input Capacitance  Output  BW  RIN  Input Capacitance  CIN		39k	-	0.8	2.4	_	-	-	-	-	1	1	MHz	6a
Input- Impedance Components Input Capacitance CIN	5	10k	-	-	_	-	3	7.5	_	-	-	-	MHz	6b
Input- Impedance Components Input Capacitance Coutout		4.7k	_	-	-	-	-	-	-	10	16	-	MHz	6c
Input- Impedance Components Input Capacitance Coutout		39k	1	-	4000	-	-	-	-	-	-	-	Ω	
Impedance Components Input Capacitance  Output	7	10k	5	-	-	-	-	1300	-	-	-	_	Ω	_
Components Input Capacitance CIN	1	4.7k	10	-	_	-	-	-	-	-	300	-	Ω	
Capaci- tance CIN		39k	1	_	11	-	-	-	-	-	-	-	pF	***************************************
Output	7	10k	5	-	_	-	-	18	-	-	-	-	pF	-
Output		4.7k	10	-	-	-	-	-	-	-	13	-	pF	
Output		39k	1	-	300	-	-	-	-	1	-	-	Ω	
Resistance COUT	8	10k	5	-	-	-	-	120	-	-	-	-	Ω	-
Nesistance		4.7k	10	-	-	-	-	-	-	-	100	-	Ω	
		39k	1	-	4.2	8.5	-	-	-	-	-	-	dB	
Noise Figure NF	9	10k	1	-	-	-	-	4.4	8.5	-	-	-	dB	-
		4.7k	1	_	-	-	-	-	-	-	6.5	8.5	dB	
		_	1	-	33	-	_	_	-	-		_	dB	
AGC Range AGC	10	-	5	-	-			33	-	_	-		dB	-
		-	10	-	-	-	-	-	-	-	33	-	dB	
Maximum		39k	1	-	0.6	-	-	-	-	-	-	-	V <sub>(rms)</sub>	
Output Voltage v <sub>out</sub>		10k	5	-	-	-	-	0.7	-	-	-	-	V <sub>(rms)</sub>	_
(RMS Value)	5	IUK I		_		1	$\overline{}$	$\rightarrow$			0.5		V <sub>(rms)</sub>	ļ

# TEST SETUP FOR MEASUREMENT OF DEVICE DISSIPATION AND QUIESCENT OUTPUT VOLTAGE



 $P_T = V_{CC}(I)$ 

Fig. 2

# DEVICE DISSIPATION VS DC SUPPLY VOLTAGE




Fig. 3(b)

# DEVICE DISSIPATION VS TEMPERATURE FOR CA3021, CA3022, AND CA3023




Fig. 3(d)

# DEVICE DISSIPATION VS DC SUPPLY VOLTAGE FOR CA3021




Fig. 3(a)

## DEVICE DISSIPATION VS DC SUPPLY VOLTAGE FOR CA3023





Fig. 3(c)


# TEST SETUP FOR MEASUREMENT OF AGC SOURCE CURRENT



IAGC IS THE CURRENT FLOWING INTO TERMINAL 2.

Fig. 4

# TEST SETUP FOR MEASUREMENTS OF VOLTAGE-GAIN, -3dB BANDWIDTH, AND MAXIMUM OUTPUT VOLTAGE



## **PROCEDURES**

Voltage Gain:

(a) Set  $e_{in} = 0.5$  mVat frequency specified, read  $e_{out}$  Voltage Gain ...  $e_{out}$ 

(A) =  $20 \text{ Log}_{10} = \frac{\text{out}}{\text{e}_{\text{in}}}$ 

(a) Set e<sub>out</sub> to a convenient reference voltage at f = 100 kHz and record corresponding value of e<sub>in</sub>.

(b) Increase the frequency, keeping  $e_{in}$  constant until  $e_{out}$  drops 3-dB. Record Bandwidth.

#### Fig. 5

## **VOLTAGE GAIN VS FREQUENCY FOR CA3022**





Fig.6(b)



**VOLTAGE GAIN VS FREQUENCY FOR CA3021** 




Fig.6(a)

#### **VOLTAGE GAIN VS FREQUENCY FOR CA3023**





Fig. 6(c)

VOLTAGE GAIN VS TEMPERATURE FOR CA3021, CA3022, AND CA3023

# TEST SETUP FOR MEASUREMENT OF INPUTIMPEDANCE COMPONENTS



# TEST SETUP FOR MEASUREMENT OF OUTPUT RESISTANCE





Fig.8

# TEST SETUP FOR MEASUREMENT OF NOISE FIGURE


Fig.7



CA3021 -  $\mathbf{R}_{\beta}$  = 39  $\mathbf{k}\Omega$ CA3022 -  $\mathbf{R}_{\beta}$  = 10  $\mathbf{k}\Omega$ CA3023 -  $\mathbf{R}_{\beta}$  = 4.7  $\mathbf{k}\Omega$ 

Fig.9

## TEST SETUP FOR MEASUREMENT OF AGC RANGE




AGC RANGE = 20 LOG $_{10} \frac{\text{A WITH S IN POSITION 1}}{\text{A WITH S IN POSITION 2}}$ 

(A = VOLTAGE GAIN)

	f
	MHz
CA3021	1
CA3022	5
CA3023	10

Fig. 10

# DIMENSIONAL OUTLINE



SYMBOL	INC	HES	NOTE	MILLIMETERS			
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.		
а	0.:	230	2	5.84 TP			
A <sub>1</sub>	0	0		0	0		
A <sub>2</sub>	0.165	0.185		4.19	4.70		
ΦВ	0.016	0.019	3	0.407	0.482		
φB <sub>1</sub>	0	0		0	0		
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533		
φD	0.335	0.370		8.51	9.39		
φD <sub>1</sub>	0.305	0.335		7.75	8.50		
F <sub>1</sub>	0.020	0.040		0.51	1.01		
ī	0.028	0.034		0.712	0.863		
k	0.029	0.045	4	0.74	1.14		
L1	0.000	0.050	3	0.00	1.27		
L2	0.250	0.500	3	6.4	12.7		
L3	0.500	0.562	3	12.7	14.27		
α	30°	TP		30° TP			
N	1	2	6	12			
N <sub>1</sub>		1	5	1			

NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Out-
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**

CA3040

The RCA CA3040 is a monolithic silicon integrated circuit designed to meet the requirements of a wide variety of applications requiring high gain and wide band-The cascode-connected differential amplifier achieves a double-ended gain of 37 dB with a typical 3 dB bandwidth of 55 MHz. Emitter-Follower input and output stages provide the desirable high input impedance and low output impedance for coupling to other circuits.

The CA3040 includes two biasing options, allowing the user to optimize his design over the entire military temperature range of -55 to +125°C. Bias Mode A yields a substantially constant voltage at the output terminals for applications using DC coupling to succeeding stages or requiring maximum dynamic range over the temperature range. DC output voltage varies less than 0.1 volt (typically) over the entire temperature range while gain varies ±2 dB. Bias Mode B provides extremely stable gain over the temperature range. Gain variation is 0 dB (typically) in this Bias Mode. DC variation is ±0.8 volt.

Provisions are also made for stabilizing the operating point for either single or split power supplies.

# \$R<sub>2</sub> ≤ 1.32 RIO 1.32 Q-R<sub>12</sub> \$5.25 0.82 Rg R<sub>9</sub> 0.67 0.8 ⑪ SUBSTRATE SUBSTRATE

ALL RESISTANCE VALUES IN KQ'S.

92LS-2832

# VIDEO and WIDE-BAND **AMPLIFIER**

# For Industrial and **Commercial Equipment at**



12-Lead TO-5

# Frequencies up to 200 MHz

## **FEATURES**

• High Differential Push-Pull Voltage Gain	37 dB typ.
Single-Ended Voltage Gain	31 dB typ.
• Wide (3dB) Bandwidth	55 MHz typ.
Balanced Input and Output	
High Input Resistance	150 k $\Omega$ typ.
• Low Output Resistance	125 $\Omega$ typ.
Bias Options for Temperature Compensation:	
Bias Mode A: ''Constant'' Voltage	
Bias Mode B: ''Constant'' Gain	

#### **APPLICATIONS**

- Video Amplifier
- Modulator Schmitt Trigger • IF Amplifier
- Mixer DC Amplifier
- Sense Amplifier

## Fig.1 - Schematic Diagram for CA3040

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as ±30%.

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

## ABSOLUTE-MAXIMUM RATINGS

DISSIPATION *	
Operating -55°C Storage -65°C	

<sup>\*</sup> Limitation imposed by the thermal resistance of package.

# MAXIMUM VOLTAGE RATINGS at TA = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 2 with respect to terminal 11 is 0 to +14 volts.

MAXIMUM CURRENT RATINGS

TERM- IN AL No.	1	2	3	4	5▲	6	7	8	9	10	114	12	TERM- INAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub>
1		0 -14	*	*	+14 0	*	+10 -10	*	*	*	+14 0	*	1	5	5
2			*	+14	+14 0	+14	*	*	*	+14	+14	+14	2	-	-
3				*	+5 -3	*	*	*	*	*	+5 -3	*	3	5	5
4					*	+3	*	*	*	*	*	*	4	1	0.1
5▲					<b>A</b>	*	+10 -3	*	+3 -7	*	0 Note 1	*	5	-	-
6							*	*	*	*	*	*	6	1	0.1
7								*	*	*	+10 -3	*	7	5	5
8									+3 -3	*	*	*	8	5	5
9										*	+7 -3	*	9	1	0.1
10					,						*	*	10	-	10
114											<b>A</b>	*	11	-	-
12													12	-	10

<sup>▲</sup> Reference Substrate

Note 1: External connection required for proper operation.

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

# ELECTRICAL CHARACTERISTICS AT TA = 25°C Unless Otherwise Specified

		Test	·		Limits		Units	Typical Characteristi Curves	
Characteristics	Symbols	Circuits	Special Test Conditions		CA304	0			
		Fig.		Min.	Typ.	Max.		Fig.	
STATIC CHARACTERISTICS	VCC = +6V, V	EE = -6V							
Output Voltage	V <sub>10</sub> or V <sub>12</sub>	2(a) 2(b)	Bias Mode Switch A or B: Closed	1.4	2.7	3.7	٧	9	
Base Bias Voltage	Vg	2(a)	Bias Mode A Switch Closed	-	-1.7	-	٧		
	-9	2(b)	Bias Mode B Switch Closed	-	-1.7	-	٧	-	
Input Bias Reference Voltage	V <sub>1</sub>	2(a) 2(b)	Bias Mode Switch A or B: Open	-1	-	+1	٧	9	
Input Bias Current	I4, I6	2(a) 2(b)	Bias Mode Switch A or B: Closed	-	15	45	μ <b>Α</b>	-	
Input Unbalance Current	16-14	2(a) 2(b)	Bias Mode Switch A or B: Closed	-	-	6	μ <b>Α</b>	-	
Power Supply Current Drain	I 2 or I 5 + I 11	2(a)	Mode A Switch open or closed						
	I <sub>2</sub> or I <sub>5</sub> + I <sub>8</sub> + I <sub>11</sub>	2(b)	Mode B Switch open or closed	4.7	8.5	15.5	mA	10	
DYNAMIC CHARACTERISTICS	VCC = +12V, V	'EE = 0, SI	plit Voltage Supply (Optiona	1) = +6	īV				
Differential Voltage Gain								-	
Single-Ended Input Differential Output	A <sub>DIFF(DE)</sub>	3(a)	$\begin{array}{c} \text{f = 1 MHz} \\ \text{R}_{\text{S}} = 50 \ \Omega \end{array}$	34	37	-	dB	-	
Single-Ended Input and Output	A <sub>DIFF(SE)</sub>	3(a)	$\begin{array}{c} \mathbf{f} = 1  \mathbf{MHz} \\ \mathbf{R_S} = 50  \Omega \end{array}$	28	31	-	dB	4,5	
-3 dB Bandwidth	BW	3(a)	$R_s = 50 \Omega$	40	55	-	MHz	4,7	
Differential Voltage Gain Balance	ADIFF(SE)10 -ADIFF(SE)12	3(a)	f = 1 MHz	-1	0	+1	dB	-	
Output Voltage Swing	V <sub>8</sub> or V <sub>10</sub> RMS	3(a)	$\begin{array}{c} \text{f = 1 MHz} \\ \text{R}_{\text{S}} = 50 \ \Omega \end{array}$	-	0.5	-	VRMS	7	
Noise Figure	NF	3(a)	(Note 1) $f = 30 \text{ MHz}$ $R_S = 400 \Omega$	-	7.5	9	dB	8	
Parallel Input Resistance	R <sub>I</sub>	3(a)		_	150	-	kΩ	-	
Parallel Input Capacitance	Cı	3(a)	f ≈ 1 MHz	-	2.2	-	pF	-	
Output Resistance	R <sub>0</sub>	3(a)		-	125	-	Ω	-	
TEMPERATURE DEPENDENT CHA Temperature coefficients for ambient	RACTERISTICS temperature: -5	5°C≤TA≤	+ 125°C						
Output Voltage	∆V10 or ∆V12	3(a)	Bias Mode A	-	0	-	mV/°C	9	
	°C	3(b)	Bias Mode B	-	6.4		mV/ºC		
Power Supply Current Drain	∆12/°C	3(a)	Bias Mode A	-	5	-	μ <b>Α/</b> °C	11	
Differential Voltage Gain	A <sub>DIFF</sub> /°C	3(a)	Bias Mode A	_	0.0166	-	dB/ºC	12	
	DIFF, 0	3(b)	Bias Mode B	-	0		ub/ 0	12	

Note 1: Replace 1-k $\Omega$  resistors between Term. 1 and 4 and Term. 1 and 6 with suitable chokes so that reactance at 30 MHz exceeds 5kl

# STATIC CHARACTERISTICS TEST CIRCUITS FOR CA3040




Fig.2(a) - Bias Mode A





Fig.2(b) - Bias Mode B


#### DYNAMIC CHARACTERISTICS TEST CIRCUITS FOR CA3040



\*VARIABLE CAPACITANCE (0.5-1.0 µF) ADJUSTMENT FOR EQUAL 3dB BANDWIDTH AT AMPLIFIER OUTPUTS, TERMINALS 10 AND 12.

ALL RESISTORS IN OHMS.
ALL CAPACITORS IN MICROFARADS (UNLESS OTHERWISE INDICATED).
BIAS MODE A IS AS DEFINED IN FIG. 2 (a)

Fig.3(a) - Bias Mode A



\* SEE FIG 3(a)
BIAS MODE B IS AS DEFINED IN FIG 2(b)
ALL RESISTORS IN OHMS.
ALL CAPACITORS IN MICROFARADS (UNLESS OTHERWISE INDICATED).

Fig.3(b) - Bias Mode B




Fig.4 - Differential Voltage Gain vs Frequency




Fig.5 - Differential Voltage Gain vs DC Supply Voltages

### **OPERATING CONSIDERATIONS**

### Genera

The CA3040 is designed to provide flexibility in the selection of power supply configurations and to provide the circuit designer the choice between two modes of temperature - compensated performance. Mode A, which provides constant DC output voltage, is recommended for most applications. The control of the operating point provided by this mode maintains the dynamic range of the device while gain variation over most of the range is less than ±1 dB. Mode B provides constant gain for applications where this consideration is critical, but will exhibit a reduction of dynamic range at the temperature extremes.

# Power Supply Considerations

Figures 2 and 3 illustrate the use of the CA3040 with balanced dual supplies and single power supplies, respectively. Both figures demonstrate that the inputs may be directly referenced to the center point of the supply (ground in Fig.2) by closing the included switch. This is the natural connection in Fig.2. This connection is optional, however, and need not be made. Use of this connection in Fig.3 implies the presence of another DC supply or a "stiff" bleeder. If such a source is present its use is suggested in order to maintain maximum common mode range. Dynamic performance and dynamic range of the output circuit are unaffected by the choice of biasing scheme used so that in most cases direct connection of Terminal No.1 to the center point of the supply is not required. Where direct connection is not used, Terminals No.4 and No.6 must be biased from Terminal No. 1 for proper operation.

# High-Frequency Considerations

Stable high-frequency operation requires that proper high-frequency construction techniques be followed. The photograph of Fig.6 illustrates the precautions taken in the construction of the test circuit of Fig.3.

Extreme caution is required because of the extended gain bandwidth capability of the device. Oscillations have been observed in the 400-to-800 MHz range when




Fig.7 -3dB Bandwidth vs Single-Ended Output Voltage

precautions were not taken. In addition to normal considerations of shielding, parts layout, and isolation, the following specific suggestions are made:

- Use sockets only when necessary. Sockets, when used, must provide shielding within the pin circle. The socket shown in the chassis of Fig.6 is a Barnes MG-1201, or equivalent, modified by drilling a 1/8" hole in the center and inserting a grounded brass pin.
- 2. Do not bypass Terminal No.9 in normal operation. Fig.3 shows the use of neutralization between Terminal No.9 and one output to balance the amplifier at high frequencies. Experience shows that stable operation, while possible, is difficult to achieve if Terminal No.9 is bypassed to ground.
- 3. In DC testing,  $1~\mathrm{k}\Omega$ ,  $1/4~\mathrm{W}$  carbon resistors should be soldered directly to the socket Terminals No.4 and No.6 to suppress parasitic oscillations. All current carrying connections are made at the other end of the resistors. Direct sensing of Terminal No.4 or No.6 voltage should not be attempted.




Fig.6 - Test Circuit Layout




Fig.8 - Noise Figure (NF) vs Source Impedance




Fig. 9 - Output Volts or Input Bias Reference Volts vs Ambient Temperature




Fig.10 - Collector Supply Current Drain (12)
vs Collector Supply Voltage (VCC)




Fig.11 - Collector Supply Current Drain (1<sub>2</sub>) vs Ambient Temperature





Fig. 12 - Single-Ended Differential Voltage Gain vs Ambient Temperature

# DIMENSIONAL OUTLINE



SYMBOL	INC	HES	NOTE	MILLIN	IETERS
STINIBUL	MIN.	MAX.	NOIL	MIN.	MAX.
а	0.:	230	2	5.8	4 TP
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
ФΒ	0.016	0.019	3	0.407	0.482
φ <b>B</b> 1	0	0		0	0
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
i	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30°	TP		30°	TP
N	1	2	6	1	2
N <sub>1</sub>		1	5		1

### NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- 2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diamerer is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads
- 6. N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**

CA3000

# DC Amplifier

Monolithic Silicon


- Designed for use in Communication, Telemetry, Instrumentation, and Data-Processing Equipment
- Balanced differential-amplifier configuration with controlled constant-current source to provide outstanding versatility
- Built-in temperature stability for operation from -55°C to +125°C
- Companion Application Note, ICAN 5030 "Applications of RCA CA3000 Integrated Circuit DC Amplifier" covers characteristics of different operating modes, frequency considerations, IO MHz narrow band tuned amplifier design, crystal oscillator design, and many other application aids

### HIGHLIGHTS

- Input Offset Voltage. . . . . . I.4 mV typ.
- Push-Pull Input and Output
- Frequency Capability
   DC to 30 MHz (with external C and R)
- Wide AGC Range. . . . . . . 90 dB typ.

### APPLICATIONS

- Schmitt Trigger
- RC-Coupled Feedback Amplifier
- Mixer
- Comparator
- Modulator
- Crystal Oscillator
- Sense Amplifier



# ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at TFA = 25°C

Indicated voltage limits for each terminal can be used under specified voltage conditions for other terminals

All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

	VOLTAGE	LIMITS	CONDITIONS		
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE	
l	-2	+2	2 3 6	0 -6 0	
			9	+6	
2	-8	0	3 6 9	-8 0 +6	
3	-10	0	1 2 6 9	0 0 0 +6	
ц	-8	0	1 2 6 9	0 0 0 +6	
5	-6	0	1 2 3 6 9	0 0 -6 0 +6	

	VOLTAGE	LIMITS	IITS CONDITIONS				
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE			
			ı	0			
6			2	0			
O	-2	+2	3	-6			
			9	+6			
7		NO CONN	ECTION				
			ı	0			
8	•	+6	2	0			
0	0		3	-6			
			6	0			
	0		1	0			
9		+10	2	0			
			3	-6			
			6	0			
			ı	0			
10	0		2	0			
10	١	+6	3	-6			
			6	0			
CASE		ally Connecture (Substrate)	cted to Te				

OPERATING-TEMPERATURE RANGE ...... -55°C to +125°C STORAGE-TEMPERATURE RANGE ..... -65°C to +150°C MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE ± 4 V MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE. ±2 V MAXIMUM DEVICE DISSIPATION:

From -55°C to 85°C . . . . . . . . . . . . 450 Above 85°C..... Derate 5 mW/OC

# STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3000

# INPUT OFFSET VOLTAGE AND CURRENT VS TEMPERATURE





Fig. 2



INPUT BIAS CURRENT VS TEMPERATURE

Fig.3

291

**ELECTRICAL CHARACTERISTICS**, at  $T_{FA} = 25$  °C,  $V_{CC} = +6V$ ,  $V_{EE} = -6V$ , unless otherwise specified

		r		r	r		IMITS		TYPICAL
CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS SYMBOLS Terminals No.4 & No.5 Not Connected Unless Specified		TEST CIRCUITS			TYPE A3000	CHARAC- TERISTICS CURVES	
		<u> </u>	Min.	Тур.	Max.	Units	Fig.		
STATIC CHARACTERISTICS									
Input Offset Voltage	۸10				<u> </u>	1.4	5	mV	2
Input Offset Current	110				-	1.2	10	μA	2
Input Bias Current	IIB				-	23	36	μΑ	3
		TERMI	NALS						
	V	4	5						
Quiescent Operating	V8	NC	NC		-	2.6	-	٧	4
Voltage	or VTO	NC	VEE		-	4.2	-	٧	4
	110	VEE	NC		-	-1.5	<u>-</u> _	٧	4
		VEE	VEE		-	0.6	-	٧	4
Device Dissipation	$P_{D}$	NC	NC		-	30	-	mW	NONE
DYNAMIC CHARACTERISTICS									
Differential Voltage Gain	ADIFF	Single-Ended Ou	tput f =   kHz	9	28	32	-	dB	5
Single-Ended Input	ישוער	Double-Ended Ou	tput f =   kHz	9	-	38	-	dB	5
Bandwidth at -3 dB Point	BW	V <sub>j</sub> = 10 mV, R <sub>s</sub>	= 1 kΩ		-	650	-	kHz	7
Maximum Output Voltage Swing	VouT(P-P)	f = 1	kHz	9	-	6.4	-	V(P-P)	NONE
Common-Mode Rejection Ratio	CMRR	f=I	kHz	13	70	98	-	dB	8
Single-Ended Input Impedance	ZIN	f = 1	kHz	15	70K	195K	-	Ω	10
Single-Ended Output Impedance	ZOUT	f = 1	kHz	17	5.5K	8K	10.5K	Ω	12
Total Harmonic Distortion	THD	$R_S=Ik\Omega$ f = 1	kHz V <sub>O</sub> =42V <sub>p-p</sub>		-	0.2	5	%	14
AGC Range (Maximum Voltage Gain to Complete Cutoff)	AGC	f = 1	kHz	20	80	90	-	dB	NONE

# STATIC CHARACTERISTICS AND TEST CIRCUIT FOR TYPE CA3000

# QUIESCENT OPERATING VOLTAGE vs TEMPERATURE






Fig.4

# DYNAMIC CHARACTERISTICS AND TEST CIRCUIT FOR TYPE CA3000


# DIFFERENTIAL VOLTAGE GAIN VS TEMPERATURE




# DIFFERENTIAL VOLTAGE GAIN AND MAXIMUM OUTPUT VOLTAGE SWING TEST CIRCUIT



# BANDWIDTH AT -3 dB POINT vs TEMPERATURE



# COMMON-MODE REJECTION RATIO vs TEMPERATURE




# DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3000

9205-1298382

# COMMON-MODE REJECTION RATIO TEST CIRCUIT

# SINGLE-ENDED INPUT IMPEDANCE VS TEMPERATURE



COMMON-MODE REJECTION RATIO (CMR) = 20 log (A\*1(2)(0.3) |

\*A = SINGLE-ENDED VOLTAGE GAIN AS MEASURED IN CIRCUIT SHOWN IN FIG. 68 920

IN CIRCUIT SHOWN IN FIG. 68

Fig. 9





Fig. 10

# SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT

# 

Fig. 11

# SINGLE-ENDED OUTPUT IMPEDANCE VS TEMPERATURE



# DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3000

# SINGLE-ENDED OUTPUT IMPEDANCE TEST CIRCUIT




Fig. 13

# TOTAL HARMONIC DISTORTION vs TEMPERATURE





Fig. 14

# DIMENSIONAL OUTLINE FOR CA3000



92CS-15835

SYMBOL	INC	HES	NOTE	MILLIMETERS			
STMBUL	MIN.	MAX.	NOIE	MIN.	MAX.		
	0.23	30 TP	2	5.8	4 TP		
A1	0	10		0	0		
A <sub>2</sub>	0.165	0.185		4.19	4.70		
φB	0.016	0.019	3	0.407	0.482		
φ <b>B</b> 1	0	0		0	0		
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533		
φD	0.335	0.370		8.51	9.39		
φD1	0.305	0.335		7.75	8.50		
F1	0.020	0.040		0.51	1.01		
j	0.028	0.034		0.712	0.863		
k	0.029	0.045	4	0.74	1.14		
L1	0.000	0.050	3	0.00	1.27		
L2	0.250	0.500	3	6.4	12.7		
L3	0.500	0.562	3	12.7	14.27		
α	36º TP			360	TP		
N	10		6	10			
N <sub>1</sub>		1	5		1		

# NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Out-
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. 

  \$\phi\$ applies between L1 and L2. 
  \$\phi B2\$ applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

# AGC RANGE TEST CIRCUIT




Fig. 15



# **Linear Integrated Circuits**

CA3000/1 CA3000/3 CA3000/2 CA3000/4

High Reliability Types for Aerospace, Military and other Critical Applications

RCA-CA3000/1, CA3000/2, CA3000/3, CA3000/4 are high-reliability integrated circuits especially designed for amplifier applications in critical aerospace, military, and industrial equipment operating at frequencies up to 30 MHz.

These standard Aerospace and Military types are electrically and mechanically interchangeable with the RCA-CA3000 but are specially processed and tested to meet the electrical, environmental, and physical test methods and procedures established for microelectronic devices used in aerospace and military equipment.

The curves of Typical Static and Dynamic Characteristics shown in the technical data bulletin (File No. 121) for the CA3000 also apply for these high-reliability versions.

The number following the slash(/) mark in each type designation, e.g. CA3000/1 indicates the screening levels employed by RCA to achieve the quality and reliability commensurate with the intended application. A description of these levels (1, 2, 3, and 4) is given on page 2.




Fig.1 - Schematic Diagram

ARCA publication, ICAN 5030, "Applications of RCA CA3000 Integrated Circuit DC Amplifier" provides useful application information.

121 S 2838

# **High Reliability**

# Differential Amplifiers



10-Lead TO-

- Examinations and tests performed in accordance with MIL-STD-883, "Test Methods & Procedures for Microelectronics."
- Total Lot Screening (100% testing) "Group A" (electrical) and "Group B" (environmental) sampling test program.
- Internal visual (Precap) inspection performed on all 4 screening levels in accordance with Condition "A", Method 2010 of MIL-STD-883.
- Choice of 4 distinct screening levels

# Electrical Features

● Input Impedance	195 kΩ typ.
Voltage Gain	37 dB typ.
<ul> <li>Common-Mode Rejection Ratio</li> </ul>	98 dB typ.
• Input Offset Voltage	
<ul> <li>Push-Pull Input and Output</li> </ul>	
<ul> <li>Frequency Capability</li> </ul>	
DC to 30 MHz (with external	
C and R)	
Wide AGC Range	90 dB typ.

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as ± 30%.

RCA reserves the right to make any changes in the resistance values provided such changes do not adversely affect the published performance characteristics of the device.

# Maximum Ratings, Absolute-Maximum Values

Operating-Temperature Range	-55°	C	to	+125	° C
Storage-Temperature Range	-65°	$\mathbf{C}$	to	+150	° c
Maximum Single-Ended Input-Signal Voltage	gе			. ±:	2 V
Maximum Common-Mode Input-Signal Volta	ge			. ±:	2 V
Maximum Device Dissipation				300	mW

# Maximum Voltage Ratings at $T_A = 25^{\circ}$ C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 9 is 0 to -12 volts.

Term- in al No.	1	2	3	4	5	6	7	8	9	10
1		*	+16▲ 0	*	*	+4 -4		*	0 -12	+1 -12
2			+16 -5	*	*	*	Inte	*	0 -16	*
3				+5 -5	+5 -10	0 -16	Internal Connection Do not use	*	0 -16	*
4					*	*	onnec	*	0 -16	*
5						*	tion	*	0 -16	*
6								+1 -12	0 -12	*
7				ernal C not us		tion				
8									0 -16	*
9										+16 0
10										
Case	se Connected to Terminal #3 — Do Not Ground									

### Maximum Current Ratings

Term- inal No.	I <sub>IN</sub> mA	I <sub>OUT</sub>
1	1	0.1
2	-	-
3	-	-
4	-	-
5	1	0.1
6	-	-
7	-	-
8	-	-
9	-	-
10	-	-

<sup>\*</sup>Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.


# RCA Integrated Circuit Screening Levels

RCA Level	MIL-STD-883 Equivalent	Application	Description
/1 ,/2	Class A	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is Imperative
/3	Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C (Class B without Burn-In)	Military & Industrial For example, on Ground Based Electronics	For devices intended for use where replacement can readily be accomplished

RCA Screening Level /1 is equivalent to MIL-STD-883 Class A except that Reverse Bias Burn-In is performed only in Group B. RCA Screening Level /2 is the same as Level /1 but Radiographic Inspection is not required.

<sup>▲</sup> This rating applies to the more positive of Terminals #1 or #6.

Total Lot Screening Flow Chart



# Lot Acceptance Data

	Levels	Included With Order	On Request
Conditioning Screens (100% testing. See Table I)			
a) Attributes Data on Burn-In	/1, /2, /3	<b>√</b>	-
b) Attributes Data on Radiographic Inspection	/1	√	_
c) Variables Data on Burn-In	/1, /2	_	V
Group A (Lot sampling, See Table II)			
a) Attributes Data	/1, /2, /3, /4	<b>√</b>	-
b) Variables Data	/1, /2, /3, /4	-	V
Group B (Lot sampling, See Table III)			
a) Attributes Data	/1, /2, /3, /4	√	-
b) Variables Data	/1, /2, /3, /4	-	√

Note 1: If several shipments are made from a specific production lot, data will be supplied for only the first shipment.

Note 2: For Life (Sub groups 7, 8, 9, Table III) Based on established data for devices having similar electrical characteristics.

Note 3: For M & E (Sub groups 1, 2, 3, 4, 5, 6, 10 Table III) Based on established data for device having a specified package on configuration, e.g. TO-5. Dual-in-Line Ceramic, Flat Pack.

Table I. Description of Total Lot Screening X = 100% Testing S = Sample Test Only (LTPD = 5%)

Test	Conditions	MIL-S	Screening Levels				
Test	Conditions	Method	Conditions	/1	/2	/3	/4
1. Precap Visual	_	2010	А	Х	х	×	X
2. Preseal Bake	2 hrs. min. at 150°C min.	_	-	×	×	x	×
3. Seal & Lot Identification	_	_	-	х	x	×	×
4. Total Lot Screening	_	_	-	_	l –	-	-
5. Stabilization Bake	48 hrs. at 150 <sup>0</sup> C min.	1008	C	×	×	х	×
6. Thermal Shock	15 cycles	1011	С	×	x	X	×
7. Temperature Cycling	10 cycles	1010	c	×	X	х	x
8. Mechanical Shock	5 pulses, y <sub>1</sub> direction	2002	В	×	X	_	-
9. Centrifuge	y <sub>2</sub> , y <sub>1</sub> direction	2001	E	×	×	_	-
	y <sub>1</sub> direction only	2001	E	-	-	×	x
10. Fine Leak	\	1014	A	×	X	×	x
11. Gross Leak	j -	1014	С	×	×	×	×
12. Serialize	_ !	_	-	х	×	-	-
13. Pre Burn-In Electrical	See Table 1A	_	-	х	x	×	-
14. Burn-In	See Fig.2	1015	В	×	x	×	-
15. Post Burn-In Electrical	Delta Requirements (See Table IA)	-	-	×	×	-	-
16. Final Electrical	See Table IB	-	-	x,	×	×	X
17. 25 <sup>0</sup> C	See Table IB	-	-	×	×	×	×
1855 and +125 <sup>0</sup> C	See Table IB	_	-	х	×	s	S
19. Radiographic Inspection	1 View	2012	-	×	-	-	-
20. External Visual	-	2009	-	×	×	×	×

Table IA. Pre Burn-in Electrical and Post Burn-in Electrical Tests, and Delta Limits\*

Electrical Characteristi	cs, at $T_A = 25^\circ$	° C, V <sub>CC</sub> = +6 V, V <sub>EE</sub> =	-6 V								
Characteristic Symbol Test Conditions Test Circuit											
- That do to hothe	oy 111501	- Cot Gallar trong	, soc on our	Min.	Max.	Max.∆	Units				
Input-Bias Current	I <sub>I</sub>	-	5	_	36	±4	μА				
Quiescent Operating Voltage	V <sub>8</sub> or V <sub>10</sub>	Terminal 4: NC Terminal 5: NC	6	1.5	3.2	±0.3	٧				
Device Dissipation	P <sub>T</sub>	Terminal 4: NC Terminal 5: NC	6	25	60	±6	mW				

Levels 1 and 2 require pre burn-in electrical and post burn-in electrical tests, and delta limits. Level 3 requires pre burn-in electrical test only

Table IB. Final Electrical Tests

Г			Test Conditions	Test	L	imits For	Indicate	d Tempe	rature ( <sup>0</sup> (	C)	
ł	Characteristics	Symbol	V <sub>CC</sub> = +6 V, V <sub>EE</sub> = -6 V	Circuit	Minimum			Maximum			Units
				Fig.	-55	+25	+125	-55	+25	+125	
Γ	Input Offser Voltage	v <sub>io</sub>	-	4	-	-	-	6.5	5	6.5	mV
l	Input Unbalance Current	IIU	_	5	-	_	-	20	10	20	μΑ
위	Input Bias Current	11	-	5	_	1	1	70	36	25	μΑ
Static	Quiescent Operating Voltage	V <sub>8</sub> or V <sub>10</sub>	Terminals 4 and 5 No Connection	6	1.5	1.5	1.5	3.2	3.2	3.2	٧
	Device Dissipation	P <sub>T</sub>	Terminals 4 and 5 No Connection	6	30	25	20	60	60	50	mW
Dynamic	Differential Voltage Gain Single Ended Output	A <sub>Diff</sub>	f = 1 kHz	7	1	28	-	-	-	1	dB

Table II. Group A Electrical Sampling Inspection

Screening		/1	and	/2	/:	3 and	/4	Characteristics	S	Test Co	onditions	Test	Li	mits fo	r Indica	ated Te	emp.(° (	C)	Γ
Level	_	٦			-	Ι		(See Page 6 for Definitions	Sym- bol	Vcc	= +6 V, = -6 V	Cir- cuit	٨	inimum	1		Maximu	m	Un
Temperature ( <sup>O</sup> C)	-5	5	+25	+125	-55	+25	+125	of Terms)		*EE	0 V	Fig.	-55	+25	+125	-55	+25	+125	
							•	STATIC											
	1		1	1	1	A	1	Input Offset Voltage	v <sub>10</sub>		-	4	-	1	-	6.5	5	6.5	m
							}	Input Unbalance Current	١١υ		_	5	-	-	-	20	10	20	μ
					15%	5%	15%	Input Bias Current	i <sub>l</sub>	I <sub>1</sub> - 5		5	-	-	-	70	36	25	μ
								Quiescent	V <sub>8</sub>	Terminal 4	Terminal 5	1							
Lot Tolerance Percent	10	06	5%	10%	.			Operating Voltage	or V <sub>10</sub>	NC	NC	6	1.5	1.5	.1.5	3.2	3.2	3.2	١,
Defectives (LTPD)		~	Ĩ							Terminal 4	Terminal 5								
		1	Device Dissipation		NC	NC	30	30	25	20	60	60	50	m					
1 [ [ ] ] ] ]	Test	:		PT	NC	-VEE	6	25	20	15	55	55	50	m					
	Not Performed			-V <sub>EE</sub>	NC	1	55	50	45	105	105	90	m						
			*	1	<u> </u>					-V <sub>EE</sub>	-V <sub>EE</sub>	1	35	35	25	70	70	65	m
	_	_	_		Т	-		DYNAMIC AII	tests	at 1 kHz,	except BW			r			Υ	r	т—
			1			1		Differential			Single- Ended Output	7	-	28	-	-	-	-	dl
Lot							Voltage Gain	ADIFF		Double- Ended Output	7	-	33	-	-	-	-	dI	
Tolerance Percent			5%			5%		Maximum Output Voltage	V <sub>OUT</sub>			7	-	' 5	-	-	-	_	V <sub>p</sub>
Defectives (LTPD)								Bandwidth at -3 dB Point	BW			8	-	600	-	_	-	-	kŀ
								Common-Mode Rejection Ratio	CMR			9	-	70	-	-	-	-	dI
				ļ				Single-Ended Input Impedance	ZIN			10	-	70 k	-	-	-	-	2
Lot								Single-Ended Output Impedance	Z <sub>OUT</sub>			11	-	5.5 k	-	-	10.5 k	-	S
Tolerance Percent	nce Total Harmonic		Total Harmonic Distortion	THD			12	-	-	-	-	5	-	9,					
Defectives (LTPD)								AGC Range (Maximum Volt- age Gain to Complete Cut- off)	AGC			13	-	80	-	-	-	-	dE

Table III. Group B Environmental Sampling Inspection

Subgroup	Test		MIL-STD-883	Lot Tolerance % Defectives		
Subgroup	1031	Reference	Conditions	Levels /1,/2	Levels /3,/4	
1.	Visual and Mechanical and Marking Permanency	2008	Test Cond. B 10X mag.	10	15	
	Physical Dimensions	2008	Test Cond, A per applicable data sheet			
2.	Solderability	2003	ł	10	15	
3.	Thermal Shock Temperature Cycling Moisture Resistance	1011 1010 1004	Test Cond. C Test Cond. C Omit applied voltage and Initial	-	_	
	Critical Static Parameters- See Table IIIA		Conditioning	1		
4.	Mechanical Shock Vibration Fatigue Vib. Var. Freq. Constant Acceleration Critical Post Tests - same as Subgroup 3	2002 2005 2007 2001	Test Cond. B, 0.5 ms. Test Cond. A Test Cond. A Test Cond. E	10	15	
5.	Lead Fatigue Fine Leak Gross Leak	2004 1014 1014	Test Cond. B2, any 5 leads Test Cond. A Test Cond. C	10	15	
6.	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	
7.	High Temp. Storage Critical Post Tests - Sub. 3 except criticize Δ's	1008	Test Cond. C, 1000 hrs	7	15	
8.	Operating Life Critical Post Tests - same as Sub. 3 except criticize Δ's	1005	T <sub>A</sub> = 125 <sup>o</sup> C, 1000 hrs Test Circuit - see Fig.2 Cond. B	7	10	
9.	Steady State Reverse Bias Critical Post Tests - same as Sub. 3 except criticize \( \Delta' \)s	1015	Test Cond. A. 72 hrs At T <sub>A</sub> = 150° C · see Fig.3	7	10	
10.	Bond Strength	2011	Test Cond. D	10 devices ≤ 1% def.	10 devices ≤ 1% def.	

Table IIIA. Group B Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}$  C,  $V_{CC} = +6$  V,  $V_{EE} = -6$  V)

•			_	~~				
Characteristic	Symbol	Test Conditions	Test Circuit		Lim	Limits		
Gnaracteristic	Symbol	rest Conditions	Test Circuit	Min.	Max.	Max. $\Delta$	Units	
Input Offset Voltage	V <sub>IO</sub>		4	-	5	±1	mV	
Input Unbalance Current	l <sub>I</sub> U		5	-	10	±2	μΑ	
Input Bias Current	1,		5	-	36	±4	μΑ	
Quiescent Operating Voltage	V <sub>8</sub> or V <sub>10</sub>		6	1.5	3.2	±0.3	V	
Device Dissipation	PT		6	25	60	±6	mW	
Differential Voltage Gain Single-Ended Input	A <sub>DIFF</sub>	Single Ended Output f = 1 kHz	7	28	-	±2	dB	

CA3000/1-CA3000/4 ------File No. 368




Fig.2 — Burn-In and Operating Life Test Circuit





Fig.3 — Steady-State Reverse Bias Life Test Circuit



- 1. Adjust R for  $V_{OUT}$  (DC) = 0 ± 0.1 V.
- 2. Measure V<sub>E</sub> and record Input Offset Voltage in mV:

$$V_{10} = \frac{V_E}{1000}$$

Fig.4 - Input Offset Voltage Test Circuit





Fig.5 — Input Unbalance Current and Input Bias Current Test Circuit



P<sub>T</sub> = V<sub>EE</sub> I<sub>3</sub> + V<sub>CC</sub> I<sub>9</sub> I<sub>3</sub> = Direct Current out of Terminal No.3 I<sub>Q</sub> = Direct Current into Terminal No.9

Fig.6 — Quiescent Operating Voltage and Device Dissipation Test Circuit

VCC
+6V






Fig.7 - Differential Voltage Gain and Maximum Output Voltage Swing Test Circuit




- 1. Apply I kHz 10 mV(rms) input signal to set reference level.
- 2. Increase frequency (Keeping  $V_{\mbox{\scriptsize IN}}$  equal to 10 mV(rms)) until  $V_{\mbox{\scriptsize OUT}}/V_{\mbox{\scriptsize IN}}$  is 3 dB down from 1 kHz reference level.
- 3. Record Bandwidth.

Fig.8 - Bandwidth at -3 dB Point Test Circuit



COMMON-MODE REJECTION RATIO (CMR) =  $20 \log \frac{(A^{m})(2)(0.3)}{E_{d}(RMS)}$ \*A = SINGLE-ENDED VOLTAGE GAIN 92LS-2877


Fig.9 - Common-Mode Rejection Ratio Test Circuit



- 1. With Switch S open, record reference voltage VOLT(rms).
- 2. Close Switch S, and adjust R<sub>0</sub> until

3. Record value of R<sub>0</sub> as Z<sub>OUT</sub>.

Fig.11 — Single-Ended Output Impedance Test Circuit



AGC Range = 20 Log<sub>10</sub> A with S in Position B

Fig. 13 - AGC Range Test Circuit




Fig. 10 — Single-Ended Input Impedance Test Circuit





Fig. 12 — Total Harmonic Distortion Test Circuit



Dimensions in Inches and Millimeters

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Dimensional Outline** 



# **Linear Integrated Circuits**

**CA3001** 

# Video and Wide-band Amplifier

- Designed for use in Video Systems and Communication Equipment
- Balanced differential amplifier configuration with controlled constant-current source provides outstanding versatility
- Built-in temperature stability for operation from -55°C to +125°C
- Emitter follower input & output
- Companion Application Note ICAN5038 "Application of the RCA-CA3001 Integrated-Circuit Video Amplifier", covers different operating modes, gain control, distortion, swing capability, 3 stage amplifier design, and a Schmitt trigger study.



# **APPLICATIONS**

Schmitt Trigger	● DC, 1F, &
Mixer	Video
● Modulator	Amplifier

# HIGHLIGHTS




Fig.1 - Schematic Diagram.

# ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS at TA = 25°C

Indicated voltage or current limits for each terminal can be applied under the specified conditions for other terminals. All Voltages are with respect to ground (common terminal of Positive and Negative DC Supplies).

TERMINAL	VOLTA CURREN		CONDI	TIONS					
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE					
1	-2.5	+2.5	2, 6 3, 10 9	0 -6 +6					
2	-8.5	0	1, 6 3, 10 9	0 -8.5 +6					
3	-10	0	1, 2, 6 9 10	0 +6 -6					
4	-8.5	0	1, 2, 6 9 10	0 +6 -6					
5	-6	0	1, 2, 6 3, 10 9	0 -6 +6					
6	6 -2.5		1, 2 3, 10 9	0 -6 +6					
7	11	INTERNAL CONNECTION DO NOT USE							

	,			
TERMINAL	VOLTA:		CONDIT	ions
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
			1, 2, 6, 10	0
			3	-6
8	25 r	mA	9	+6
			200-Ω Ri	ESISTOR
			CONNECTE	DBETWEEN
			TERMINALS	No.8 & No.10
9	0	+10	1, 2, 6, 10	0
3	U	110	3	-6
			1, 2, 6	0
10	-10	0	3	-6
			9	+6
			1, 2, 6, 10	0
			3	-6
11	25 г	nΔ	9	+6
	20,		200-Ω RE	SISTOR
			CONNECTE	D BETWEEN
			TERMINALS	Na 10&No.11
		INTERNAL	CONNECTION	1
12		DO N	OT USE	
	INTERNALL	Y CONNEC	TED TO TERM	MINAL No.3
CASE	(SUB	STRATE)	DO NOT GRO	UND

OPERATING TEMPERATURE RANGE . . .  $^{-55}^{\circ}$ C to  $^{+125}^{\circ}$ C STORAGE TEMPERATURE RANGE . . . .  $^{-65}^{\circ}$ C to  $^{+150}^{\circ}$ C

MAXIMUM SINGLE-ENDED INPUT-

SIGNAL VOLTAGE ..... ± 4 V

MAXIMUM COMMON-MODE INPUT-

SIGNAL VOLTAGE . . . . . . . . . . . . ±2.5 V

MAXIMUM DEVICE DISSIPATION:

Above 85°C . . . . . Derate linearly 5 mW/°C

# ELECTRICAL CHARACTERISTICS, AT $T_A = 25$ °C, $V_{CC} = +6V$ , $V_{EE} = -6V$

CHARACTERISTICS (See Page 2 for Definitions of Terms)	SYMBOLS	Termina No			TEST CIRCUITS Fig.	Min.		CA300	Units	TYPICAL CHARAC- TERISTICS CURVES Fig.
STATIC CHARACTERISTICS:	L	L			Fig.	Min.	тур.	Max.	Units	rig.
Input Offset Voltage	VIO				4		1.5	-	mV	2
Input Offset Current	110						1	10	μА	
Input Bias Current	11				5	-	16	36	μA	3
Output Offset Voltage	V <sub>00</sub>	Ro	= 1 k	Ω	-	<u> </u>	54	300	mV	6
- Cathat Chicat Vallage	-00		ERMINA				-			
		MODE	4	5						
Quiescent Operating	V <sub>8</sub>	Α				3.8	4.4	5	V	7
Voltage	OR V <sub>11</sub>	В				-	4.8	-	V	7
	*11	С	VEE	NC		-	2.7	-	V	7
		D VEE VEE					4	-	V	7
		A	NC	NC		60	78	120	mW	8
	_	В	NC	VEE		-	71	-	mW	8
Device Dissipation	₽D	С	VEE	NC		-	110	-	mW	8
		D	VEE	VEE		-	86	-	mW	8
DYNAMIC CHARACTERISTICS:										
Differential Voltage Gain (Single-ended input and output)	ADIFF		= 1.75 / = 20 MH			16 10	19 14	-	dB dB	9 A, 9 B 9 B
Bandwidth at -3 dB Point	BW	R	s = 50	Ω		16	29		MHz	NONE
Maximum Output Voltage Swing	V <sub>OUT</sub> (P-P)	R <sub>S</sub> = 50	$\Omega \cdot \mathbf{f} = 1$	1.75 MHz		-	5	-	V <sub>P-</sub> P	NONE
Naise Figure	NF	f = 1.75	MHz, F	Rs = 1 K $\Omega$	14	-	5	8	dB	10
Noise Figure	NF	f = 11.7	MHz, F	Rs = 1 KΩ	14	-	7.7	-	dB	10
Common-Mode Rejection Ratio	CMRR	f	= 1 KH2	z	16	70	88		dB	12
Input Impedance Components:										
Parallel Input Resistance	RIN	f = 1.75 MHz				50	140	-	ĸΩ	14
Parallel Input Capacitance	CIN	f = 1.75 MHz				-	3.4	7	pF	14
Output Resistance	ROUT	f = 1.75 MHz				-	45	70	Ω	NONE
AGC Range (Maximum voltage gain to complete cutoff)	AGC	f :	1.75 M	1Hz	19	55	60	-	dB	NONE

# TYPICAL STATIC CHARACTERISTICS




Fig.2 - Input offset voltage and current vs. temperature.





Fig.3 - Input bias current vs. temperature.

# TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS



1. Adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1 \text{ V}$  2. Measure  $V_E$  and recording input offset voltage ( $V_{IO}$ ) in mV as  $V_{IO} = \frac{V_E}{1000}$ 

Fig.4 - Input offset voltage test circuit.




Fig.5 - Input offset current and input bias current test circuit.




Fig.6 - Output offset voltage vs. temperature.




Fig.7 - Quiescent operating voltage vs. temperature.




Fig.8 - Device dissipation vs. temperature.

# TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS




Fig. 9a - Differential voltage gain vs. temperature.




Fig. 9 b - Differential voltage gain vs. frequency.





Fig. 10 - Noise figure vs. source resistance and frequency.



\* Separate tuned input circuits are used for 1.75 MHz and 11.7 MHz. Source-resistance matching taps adjusted with circuit tuned to resonance and with 50-ohm resistor connected to simulate noise diode.

Fig.11 - Noise figure test circuit.




Fig.12 - Common-mode rejection ratio vs. temperature.




Fig.13 - Common-mode rejection ratio test circuit.

# TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUIT




Fig. 14 - Input impedance components vs. frequency.





Fig.15 - AGC range test circuit.

# DIMENSIONAL OUTLINE



SYMBOL	INC	HES	NOTE	MILLIM	ETERS	
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.	
а	0.2	230	2	5.84 TP		
A <sub>1</sub>	0	0		0	0	
A <sub>2</sub>	0.165	0.185		4.19	4.70	
ФΒ	0.016	0.019	3	0.407	0.482	
φ <b>B</b> 1	0	0		0	0	
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533	
φD	0.335	0.370		8.51	9.39	
φD <sub>1</sub>	0.305	0.335		7.75	8.50	
F <sub>1</sub>	0.020	0.040		0.51	1.01	
i	0.028	0.034		0.712	0.863	
k	0.029	0.045	4	0.74	1.14	
L <sub>1</sub>	0.000	0.050	3	0.00	1.27	
L2	0.250	0.500	3	6.4	12.7	
L <sub>3</sub>	0.500	0.562	3	12.7	14.27	
α	30°	TP		30° TP		
N	1	2	6	12		
N <sub>1</sub>		1	5	1		

# NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. φB applies between L1 and L2. φB2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**

CA3001/1 CA3001/3 CA3001/2 CA3001/4

# High Reliability Types for Aerospace, Military and other Critical Applications

RCA-CA3001/1, CA3001/2, CA3001/3, CA3001/4 are high-reliability integrated circuits especially designed for critical applications in aerospace, military, and industrial equipment.

These types are electrically and mechanically interchangeable with the RCA-CA3001 but are specially processed and tested to meet the Aerospace and Military electrical, environmental, and physical test methods and procedures established for microelectronic devices in MIL-STD-883.

The curves of Typical Static and Dynamic Characteristics shown in the technical data bulletin (File No. 122) for the CA3001 also apply for these high reliability versions.

The number following the slash (/) mark in each type designation, e.g., CA3001/1 indicates the Screening levels employed by RCA to achieve the quality and reliability commensurate with the intended application. A description of these levels (1, 2, 3, and 4) is given on page 2.




Fig. 1 - Schematic Diagram

\*Internal Connection - DO NOT USE

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as ±30%.

RCA reserves the right to make any changes in the resistance values provided such changes do not adversely affect published performance characteristics of the device.

# High Reliability Differential Amplifiers 12-Lead TO-5

- Examinations and tests performed in accordance with MIL-STD-883, "Test Methods & Procedures for Microelectronics."
- Total Lot Screening (100% testing) + "Group A" (electrical) and "Group B" (environmental) Sampling Test Programs.
- Internal visual (Precap) inspection performed on all 4 Screening Levels in accordance with Condition "A", Method 2010 MIL-STD-883.
- Choice of 4 distinct Screening Levels.

### **ELECTRICAL FEATURES**

- Balanced diffential amplifier with controlled constantcurrent source.
- Built-in temperature stability for operation from -55° C to +125° C
- Companion Application Note ICAN 5038 "Application of the RCA-CA3001 Integrated-Circuit Video Amplifier," covers different operating modes, gain control, distortion, swing capability, 3 stage amplifier design, and a Schmitt trigger study.

# Maximum Ratings, Absolute-Maximum Values

Power Dissipation, P:	Single-ended Input-Signal Voltage	±2.5 V
Temperature Range:	Common-Mode Input-Signal Voltage	±2.5 V
Operating		
Storage65 to + 150 °C		

# Maximum Voltage Ratings at $T_A = 25^{\circ}$ C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 3 and horizontal terminal 4 is +5 to -5 volts.

Term- inal No.	1	2	3	4	5	6	7	8	9	10	11	12
1		*	+16 0 Note 1	*	*	+4	ᄝᆴ	*	0 -12	*	+2 -12	Into
2			+16 -5	*	*	*	Not U	*	0 -16	*	*	ernal C
3				<del>+</del> 5 -5	+5 -10	0 -16 Note 1	Internal Connection Do Not Use	*	0 -16	*	*	Internal Connection - Do Not Use
4					*	*	ion	*	0 -16	*	*	tion -
5						*		*	0 -16	*	*	Do Not
6								+2 -12	0 -12	*	*	Use
7								_	_	-	_	
8									0 -12	*	*	
9										+16 0	+12 0	
10											*	
11												
12												
Case	Internally Connected to Terminal No.3 - Do Not Ground											

# Maximum Current Ratings

Term- inal No.	IN mA	TUQ <sup>I</sup> mA		
1	1	0.1		
2	1	_		
3	-	-		
4	1	-		
5	1	1		
6	1	0.1		
7	-	1		
8	1	1		
9	1	-		
10	-	-		
11	-	_		
12	_	-		

Note 1: This rating applies to the more positive of the terminals 1 or 6.


# RCA Integrated Circuit Screening Levels

RCA Level	MIL-STD-883 Equivalent			
/1 ,/2	Class A	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is Imperative	
/3	Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive	
/4	Class C (Class B without Burn-In)	Military & Industrial For example, on Ground Based Electronics	For devices intended for use where replacement can readily be accomplished	

RCA Screening Level /1 is equivalent to MIL-STD-883 Class A except that Reverse Bias Burn-In is performed only in Group B. RCA Screening Level /2 is the same as Level /1 but Radiographic Inspection is not required.

<sup>\*</sup>Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

# Total Lot Screening Flow Chart



# Lot Acceptance Data

	Levels	Included With Order	On Request
Conditioning Screens (100% Testing, See Table I)  a) Attributes Data on Burn-in b) Attributes Data on Radiographic Inspection c) Variables Data on Burn-In	/1, /2, /3	√	-
	/1	√	-
	/1, /2	-	-
Group A (Lot Sampling, See Table II)  a) Attributes Data b) Variables Data	/1, /2, /3, /4	√	-
	/1, /2, /3, /4	-	√
Group B (Lot Sampling, See Table III) a) Attributes Data b) Variables Data	/1, /2, /3, /4 /1, /2, /3, /4	√ -	$\bar{\checkmark}$

Note 1: If several shipments are made from a specific production lot, data will be supplied for only the first shipment.

Note 2: For Life (Subgroups 7, 8, 9 Table III) - - Based on established data for devices having similar electrical characteristics

Note 3: For M & E (Subgroups 1, 2, 3, 4, 5, 6, 10 Table III) - - Based on established data for devices having a specific package configuration e.g. T0-5, Dual-In-Line Ceramic, Flat Pack

Table 1. Description of Total Lot Screening X = 100% Testing S = Sample Test Only (LTPD = 5%)

Test	Conditions	MIL-S	TD-883		Screenin	g Levels	
Test	Conditions	Method	Conditions	/1	/2	/3	/4
1. Precap Visual	_	2010	Α	Х	Х	×	×
2. Preseal Bake	2 hrs. min. at 150°C min.	-	-	x	×	×	x
3. Seal & Lot Identification	-	_	-	×	X	} x	×
4. Total Lot Screening	- 1	_	-	-	-	_	_
5. Stabilization Bake	48 hrs. at 150°C min.	1008	l c	X	X	X	×
6. Thermal Shock	15 cycles	1011	С	x	X	x	×
7. Temperature Cycling	10 cycles	1010	С	x	X	х	×
8. Mechanical Shock	5 pulses, y <sub>1</sub> direction	2002	В	×	X	-	-
9. Centrifuge	y <sub>2</sub> , y <sub>1</sub> direction	2001	E	×	X	-	-
	y <sub>1</sub> direction only	2001	E	_	_	×	х
10. Fine Leak	1 - 1	1014	Α	×	X	×	×
11. Gross Leak	- 1	1014	С	×	X	×	×
12. Serialize	-	_	_	х	x	-	-
13. Pre Burn-In Electrical	See Table 1A	-	-	×	X	x	-
14. Burn-In	See Fig.2	1015	В	×	х	×	-
15. Post Burn-In Electrical	Delta Requirements (See Table IA)	-	-	×	×	-	-
16. Final Electrical	See Table IB	_	-	×	x	×	×
17. 25 <sup>0</sup> C	See Table IB	-	-	×	×	×	×
1855 and +125 <sup>0</sup> C	See Table IB	-	-	×	×	s	s
19. Radiographic Inspection	1 View	2012	-	×	-	_	_
20. External Visual	- 1	2009	_	×	×	×	х

Table IA. Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits\*

Characteristic	Symbol	Test Conditions	Test Circuit		Units		
Characteristic	эутрог			Min.	Max.	Max. $\Delta$	Units
nput Unbalance Current	ιυ	-	4	_	10	±2	μΑ
nput-Bias Current	I <sub>1</sub>	-	4	-	36	±4	μΑ
Output Offset Voltage	V <sub>oo</sub>	_	5	-	300	±100	mV
Quiescent Operating Voltage	V <sub>8</sub> or V <sub>11</sub>	Terminal 4: NC Terminal 5: NC	6	3.8	4.8	±0.5	٧
Device Dissipation	P <sub>T</sub>	Terminal 4: NC Terminal 5: NC	6	60	115	±12	mW

<sup>\*</sup>Level /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits. Level /3 requires pre burn-in electrical test only.

Table IB. Final Electrical Tests

			Test Conditions	Test	Limits for Indicated Temp. (°C)						
	Characteristic	Symbol	V <sub>CC</sub> = +6 V,	Circuit	Minimum			Maximum			Units
			V <sub>EE</sub> = -6 V	(Fig.)	-55	+25	+125	-55	+25	+125	
	Input Unbalance Current	l <sub>ιυ</sub>	-	4	-	_	_	1	10	_	μ <b>A</b>
ان	Input Bias Current	11	_	4	_	_	-	66	36	22	μА
Statio	Output Offset Voltage	Voo	_	5	_	-	-	420	300	260	mV
S	Quiescent Operating Voltage	V <sub>8</sub> or V <sub>11</sub>	Terminal 4: NC Terminal 5: NC	6	3.8	3.8	3.8	4.8	4.8	4.8	v
.91	Device Dissipation	P <sub>T</sub>	Terminal 4: NC Terminal 5: NC	6	-	60	-	1	115	-	mW
Dynamic	Differential Voltage Gain (single-ended input & output)	A <sub>Diff</sub>	f= 1.75 MHz	7	1	16	-	-	-	-	dB

Table II. Group A Electrical Sampling Inspection

Screening	/1	and	/2	,	3 and	, 4	Characteristics					Lim	its for	Indic	ated 7	Γemp.	(°C)					
Level	,		1	ļ.	1	Γ	(See Page 6 for Definitions	Symbol	Test Co	onditions = +6V, = -6V	Test Circuit (Fig.)	٨	Ainimu	m	М	aximu	m	Units				
Temperature (°C)	-55	+25	+125	-55	+25	+125	of Terms)		'EE	<b>V</b> ,	(, , ,	-55	+25	+125	-55	+25	+125					
	<u></u>						Static															
	1	1	1	1	1	1	Input Unbalance Current	lıu		_	4	-	-	-	23	10	5	μA				
						150	Input Bias Current	1,		_	4	-	-	-	66	36	22	μΑ				
				15%	5%	15%	Output Offset Voltage	V <sub>00</sub>		-	5	-	-	-	420	300	260	mV				
Lot							Quiescent		Terminal 4	Terminal 5	6											
Tolerance Percent							Operating Voltage	rating Voltage V <sub>11</sub> NC NC		3.8	3.8	3.8	4.8	4.8	4.8	V						
Defectives (LTPD)								Terminal 4	Terminal 5	1												
	10%	5%	10%	1	1	1			NC	NC		60	60	50	125	115	110	mW				
					<b>.</b>		Device Dissipation	PT	NC	-V <sub>EE</sub>	6	55	55	45	120	105	105	mW				
				,	Tes Not Perfori				-V <sub>EE</sub>	NC		80	80	70	175	160	155	mW				
	V	•	1						-V <sub>EE</sub> -V <sub>EE</sub>		1	60	60	50	135	125	125	mW				
							Dynamic															
		4	T		1		Differential Voltage		f = 1.7	5 MHz	7	-	16	-	-	-	-	dB				
							Gain (single-ended input and output)	ADiff	f = 2	0 MHz	7	_	10	-	_	-	-	dB				
											Bandwidth at -3 dB Point	BW			7	1	16	-	-	-	_	MHz
									Maximum Output Voltage Swing	V <sub>OUT</sub>	f = 1.	75 MHz	7	-	4	_	-	-	-	V <sub>p-p</sub>		
							Noise Figure	NF	f = 1.75 MH	lz, R <sub>s</sub> = 1kΩ	8,	-	-	-	-	8	-	dB				
Lot Tolerance							Common-Mode Rejection Ratio	CMR	f =	1 kHz	9	-	70	-	-	-		dB				
Percent Defectives (LTPD)		5%			5%		Common Mode Input Voltage Range	V <sub>CMR</sub>	f =	1 kHz	9	-	35 to +2.5	-		-	-	٧				
							Parallel Input R	R <sub>IN</sub>	f = 1.75 MHz		10	-	50	-	-	-	-	kΩ				
							Parallel Input C	CIN	f = 1.	75 MHz	10	-	-	_	_	7	-	pF				
							Output Resistance	R <sub>OUT</sub>	f = 1.	75 MHz	11	-	-	-	-	70	1	Ω				
							AGC Range (max. voltage gain to complete cutoff)	AGC	f= 1.	75 <b>M</b> Hz	12	-	55	-	-	-	-	dB				

Table III. Group B Environmental Sampling Inspection

Subgroup	Test		MIL-STD-883	Lot Tolerance % Defectives		
Subgroup	1631	Reference	Conditions	Levels /1,/2	Levels /3,/4	
1.	Visual and Mechanical and Marking Permanency	2008	Test Cond. B 10X mag.	10	15	
	Physical Dimensions	2008	Test Cond. A per applicable data sheet			
2.	Solderability	2003		10	15	
3.	Thermal Shock Temperature Cycling Moisture Resistance	1011 1010 1004	Test Cond. C Test Cond. C Omit applied voltage and Initial	-	_	
	Critical Static Parameters- See Table IIIA		Conditioning	•		
4.	Mechanical Shock Vibration Fatigue Vib. Var. Freq. Constant Acceleration Critical Post Tests - same as Subgroup 3	2002 2005 2007 2001	Test Cond. B, 0.5 ms. Test Cond. A Test Cond. A Test Cond. E	10	15	
5.	Lead Fatigue Fine Leak Gross Leak	2004 1014 1014	Test Cond. B2, any 5 leads Test Cond. A Test Cond. C	10	15	
6.	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	
7.	High Temp. Storage Critical Post Tests - Sub. 3 except criticize ∆'s	1008	Test Cond. C, 1000 hrs	7	15	
8.	Operating Life Critical Post Tests - same as Sub. 3 except criticize Δ's	1005	T <sub>A</sub> = 125 <sup>o</sup> C, 1000 hrs Test Circuit - see Fig.2 Cond. B	7	10	
9.	Steady State Reverse Bias Critical Post Tests - same as Sub. 3 except criticize Δ's	1015	Test Cond. A, 72 hrs At T <sub>A</sub> = 150° C - see Fig.3	7	10	
10.	Bond Strength	2011	Test Cond. D	10 devices ≤ 1% def.	10 devices ≤ 1% def.	

Table IIIA. Group B Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}$  C,  $V_{CC} = +6V$ ,  $V_{EE} = -6V$ )

					Limits	3	
Characteristic	Symbol	Test Conditions	Test Circuit	Min.	Max.	Max.∆	Units
Input Bias Current	1,	-	-	-	36	±4	μA
Output Offset Voltage	V <sub>00</sub>	_	5		300	±100	mV
Quiescent Operating Voltage	V <sub>8</sub> or V <sub>11</sub>	Terminal 4 5 NC NC	6	3.8	4.8	±0.5	V
Device Dissipation	P <sub>T</sub>	Terminal 4 5 NC NC	6	60	115	±12	mW
Voltage Gain	ADiff	f = 1,75 MHz	7	16	_	±2	dB

# Test Circuits




Fig. 2 - Burn-In and Operating Life Test Circuit





Fig. 4 - Input Unbalance Current and Input Bias Current Test Circuit



P<sub>T</sub> = V<sub>EE</sub> I<sub>3</sub> + V<sub>CC</sub> I<sub>9</sub> I<sub>3</sub> = Direct Current Out of Terminal No.3 I<sub>9</sub> = Direct Current Into Terminal No.9

Fig.6 - Quiescent Operating Voltage and Device Dissipation Test Circuit




Fig.3 - Steady-State Reverse Bias Life Test Circuit





Fig. 5 - Output Offset Voltage Test Circuit




Bandwidth At -3 dB Point Test

- 1. Apply 1 kHz 1 mV (RMS) input signal to set reference level in rf voltmeter
- 2. Increase frequency keeping V  $_{IN}$  equal to 1 mV (RMS) until V  $_{OUT}/V_{IN}$  is down 3 dB from the 1-kHz reference level
- 3. Record bandwidth

Fig.7 - Voltage Gain, -3 dB Bandwidth, and Maximum
Output-Voltage Swing Test Circuit

# Test Circuits (Cont'd)



Separate tuned input circuits are used for 1.75 MHz and 11.7 MHz. Source-resistance matching taps adjusted with circuit tuned to resonance and with 50-ohm resistor connected to simulate noise diode.

Fig.8 - Noise Figure Test Circuit




Fig. 10 - Input Impedance Test Circuit





Fig. 12 · AGC Range Test Circuit



\*A = SINGLE - ENDED VOLTAGE GAIN

Fig.9 - Common-Mode Rejection Ratio Test Circuit





Fig. 11 - Output Impedance Test Circuit



**Dimensional Outline** 



# **Linear Integrated Circuits**

**CA3004** 

# **RF Amplifier**

Monolithic Silicon

- Designed for use in Communications Equipment
- Balanced Differential-Amplifier Configuration with Controlled Constant-Current Source Provides Unexcelled Versatility
- Push-Pull Input and Output
- Mixer
- Wide and Narrow-Band Amplifier
- Limiter

. ...

Modulator


Detector

- RF, IF, and Video Frequency Capability
- Operation from DC to 100 Mc/s




- Built-in Temperature Stability for Operation from -55° C to +125° C
- Similar to RCA CA3005 and CA3006, plus Emitter-Degeneration Resistors to Provide More Linear Transfer Characteristic and Increased Input-Signal Handling Capability
- Companion Application Note ICAN 5022 "Application of RCA CA3004, CA3005, and CA3006 Integrated Circuit RF Amplifiers", covers characteristics of different operating modes, noise performance, cross-modulation, mixer, AGC, limiter, detector, and amplifier design considerations.

# DIMENSIONAL OUTLINE



	INC	HES	T	MILLIN	FTERS	
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
а	0.:	230	2	5.84 TP		
A <sub>1</sub>	0	0		0	0	
A <sub>2</sub>	0.165	0.185		4.19	4.70	
ФΒ	0.016	0.019	3	0.407	0.482	
φB <sub>1</sub>	0	0		0	0	
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533	
φD	0.335	0.370		8.51	9.39	
φD1	0.305	0.335		7.75	8.50	
F <sub>1</sub>	0.020	0.040		0.51	1.01	
j	0.028	0.034		0.712	0.863	
k	0.029	0.045	4	0.74	1.14	
Lt	0.000	0.050	3	0.00	1.27	
L <sub>2</sub>	0.250	0.500	3	6.4	12:7	
L3	0.500 0.562		3	12.7	14.27	
α	30°	TP		30°	TP	
N	1.	2	6	12		
N <sub>1</sub>		1	5			

SCHEMATIC DIAGRAM FOR CA3004



NOTE: Connect Terminal No. 10 to most positive dc supply voltage used for circuit.

Fig. 1

### NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Out-
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions

# ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at $T_{FA} = 25^{\circ}C$

Voltage limits shown for each terminal can be applied under the indicated circuit conditions for other terminals. All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

TERMINAL	VOLTAGE	LIMITS	COND	TIONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1		NO CON	NECTION	
2	-9.5	0	6 12 3 9	0 0 -9.5 +6
			10 11	+6 +6
3	-12	0	2 6 9 10 11 12	0 0 +6 +6 +6
4	-12	0	2 6 9 10 11 12	0 0 +6 +6 +6
5	-6	0	2,6,12 3 9 10 11	0 - 6 +6 +6 +6
6	-3.5	+3.5	2 3 9 10 11 12	0 -6 +6 +6 +6

TERMINAL	VOLTAGE			TIONS						
LIMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE						
7		NO CON	NECTION							
8	NO CONNECTION									
:			2 3 6	0 -6 0						
9	0	+12	10 11 12	+6 +6 0						
10	0 +12		2 3 6 9 11 12	0 -6 0 +6 +6						
11	0	+12	2 3 6 10 11 12	0 -6 0 +6 +6						
12	-3.5	+3.5	2 3 6 9 10 11	0 -6 0 +6 +6 +6						
CASE			CTED TO TE ) DO NOT GR							

SIGNAL VOLTAGE . . . . . . . . . . . -2.5 V, +3.5 V

MAXIMUM DEVICE DISSIPATION . . . . . . . . . . . . 300 mW

319

# ELECTRICAL CHARACTERISTICS, at $T_{FA} = 25^{\circ}$ C, $V_{CC} = +6V$ , $V_{EE} = -6$ V unless otherwise specified

	SYMBOLS				LIMITS TYPE CA3004				TYPICAL CHARAC- TERISTICS CURVES
CHARACTERISTICS		SPECIAL TEST CONDITIONS Terminals No.4 and No.5 Open Unless Otherwise Specified		TEST					
				Fig.	Min.	Тур.	Max.	Units	Fig.
STATIC CHARACTERISTI	CS								
Input Offset Voltage	v <sub>IO</sub>			Fig.4	-	1.7	5	mV	Fig.2
Input Offset Current	IIO			Fig.5	-	0.125	5	$\mu$ A	Fig.2
Input Bias Current	II			Fig.5	_	21	40	μΑ	Fig.3
Quiescent Operating Current	I <sub>g</sub> or I <sub>11</sub>	TERMINALS							
		. 4	5						
		NC	NC	Fig.8	-	1	-	mA	Fig.6
		VEE	NC	Fig.8	-	2.7	-	mA	Fig.6
		NC	VEE	Fig.8	-	0.45	-	m <b>A</b>	Fig.6
		VEE	VEE	Fig.8	_	1.25	_	mA	Fig.6
Quiescent Operating Current Ratio	I <sub>9</sub> /I <sub>11</sub>			Fig.8	1	1.1	-	-	Fig.7
Device Dissipation	PT			Fig.8	_	26 .	-	mW	NONE
DYNAMIC CHARACTERIST	rics								
Power Gain	Gp	f = 100 Mc/s		Fig. 11	10	12	-	dB	Fig.9
Noise Figure	NF	f = 100 Mc/s		Fig. 11	_	6.3	9	dB	Fig10
Common Mode Rejection Ratio	CMR	f = 1 Kc/s		Fig. 13	-	98	-	dB	Fig. 12
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	f = 1.75 Mc/s		Fig.14	-60	-	. 1	dB	NONE

# **DEFINITIONS OF TERMS**

# Input Offset Voltage

The difference in the dc voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals.

# Input Offset Current

The difference in the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

# Input Bias Current

The average value (one-half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

# **Quiescent Operating Current**

The average (dc) value of the current in either output terminal.

# Quiescent Operating Current Ratio

The ratio of the Quiescent operating currents in the two output terminals.

# **Device Dissipation**

The total power drain of the device with no signal applied and no external load current.

# Power Gain

The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB.

# Noise Figure

The ratio of the total noise power of the device and a resistive signal source to the noise power of the signal source alone, the signal source representing a generator of zero impedance in series with the source resistance.

# Common-Mode Rejection Ratio

The ratio of the full differential voltage gain to the common-mode voltage gain.

# Common-Mode Voltage Gain

The ratio of the signal voltages developed between the two output terminals to the signal voltage applied to the two input terminals connected in parallel for ac.

# Differential Voltage Gain

The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at ac ground.

# **AGC** Range

The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device.

# TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3004

# INPUT OFFSET VOLTAGE AND CURRENT VS TEMPERATURE




Fig. 2

# INPUT OFFSET VOLTAGE TEST CIRCUIT




Fig.4

# QUIESCENT OPERATING CURRENT VS TEMPERATURE




Fig.6

# INPUT BIAS CURRENT VS TEMPERATURE





Fig. 3
INPUT OFFSET CURRENT AND BIAS CURRENT
TEST CIRCUIT



# QUIESCENT OPERATING CURRENT RATIO VS TEMPERATURE





Fig.7

# **TEST CIRCUIT FOR TYPE CA3004**

# QUIESCENT OPERATING CURRENT, QUIESCENT OPERATING CURRENT RATIO, AND DEVICE DISSIPATION TEST CIRCUIT




PT = VCC (19 + I10 + I11) + VEE I3

Fig.8

# TYPICAL DYNAMIC CHARACTERISTICS FOR TYPE CA3004

# POWER GAIN VS FREQUENCY



# NOISE FIGURE VS FREQUENCY




Fig. 9 Fig. 10

# TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3004

# 100 Mc/s POWER GAIN AND NOISE FIGURE TEST CIRCUIT




Fig. 11

### COMMON-MODE REJECTION RATIO VS TEMPERATURE




Fig. 12




Fig. 13




Fig. 14



# **Linear Integrated Circuits**

CA3005 CA3006

# RF Amplifiers

- Designed for use in Communications Equipment
- Balanced Differential Amplifier Configuration with Controlled Constant-Current Source to Provide Unexcelled Versatility
- Push-Pull Input and Output
- Operation from DC to 100 MHz
- Wide and Narrow Band Amplifier A
  - r Mixer

• AGC

Limiter


Detector

- Modulator
- RF, IF, and Video Frequency Capability
- Cascode Amplifier



- Built-in Temperature Stability for Operation from -55° C to +125° C
- Companion Application Note, ICAN 5022 "Application of RCA CA3004, CA3005, and CA3006 Integrated Circuit RF Amplifiers", covers characteristics of different operating modes, noise performance, cross-modulation, mixer, AGC limiter, detector, and amplifier design considerations.

### SCHEMATIC DIAGRAM FOR CA3005 AND CA3006



NOTE: Connect Terminal No.9 to most positive dc supply voltage used for circuit.

Fig. 1

ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at  $T_{FA} = 25^{\circ}C$ 

Voltage limits shown for each terminal can be applied under the indicated voltage conditions for other terminals.

All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

			r	
TERMINAL	VOLTAG	E LIMITS	CONDI	TIONS
LIMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
			7	0
			8	-6
1	-3.5	+3.5	9	+6
1	-5.5	13.3	10	+6
			11	+6
			12	0
2	TEST POI	NT: DO NOT A	APPLY VOLT	AGE FROM
		EXTERNA	L SOURCE	
			1	0
			1 7 8	0 -9.5
3	-9.5	0	9 10 11 12	+6 +6
			11	+6
			12	0
			1 7	0
	-6		8	- 6
4		0	9	+6 +6
			1 7 8 9 10 11	+6
				0
			1	0
			7	0
5	-12	0	9	+6
•			10 11	+6 +6
			12	+ ° 0
			1	0
			7	0
6	-6	0	9	+6
	Ů		10	+6
			11 12	+6 -6
			1 8	0 -6
			8	-b +6
7	-3.5	+3.5	10	+6
·			10	+6
			12	0
			14	L

TERMINAL	VOLTAG	E LIMITS	COND	ITIONS		
IERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
			1 7	0		
8	-12	0	9 10	+6 +6		
			11	+6		
			12	0		
			1 7	0		
			8	-6		
9	0	+12	10	+6		
			11	+6		
			12	0		
			1	0		
			7	0		
10	0	+12	8	-6		
10			9	+6		
			11 12	+6 0		
			1	0		
			7 8	-6		
11	0	+12	9	+6		
			10	+6		
			12	Ö		
			8	-9.5		
		0	9	+6		
12	12 -9.5		10	+6		
		<b></b>	11	+6		
CASE	Internally connected to Terminal No.8 (substrate) DO NOT GROUND					

OPERATING-TEMPERATURE RANGE
STORAGE-TEMPERATURE RANGE
MAXIMUM SINGLE-ENDED INPÜT-SIGNAL VOLTAGE
MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE.
MAXIMUM DEVICE DISSIPATION

-55°C to +125°C

-65°C to +150°C

-2.5 V, +3.5 V


±3.5 V

300 mW


### ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}$ C, $V_{CC} = +6V$ , $V_{EE} = -6V$

										LIMI	TS			TYPI
CHARACTERISTICS	SYMBOLS				NDITIONS and 6 Not	TEST		TYPE CA3005			TYPE CA3006			CHAR TERIS CURV
		Conne	cted Ex	xcept W	here Noted	Fig.	Min.	Тур.	Max.	Min.	Тур.	Max.		Fig
STATIC CHARACTERISTIC	S										•			
Input Offset Voltage	٧IO					Fig.3	4	2.6	5	-	0.8	1	mV	Fig.
Input Offset Current	IIO					Fig.4	-	1.4	T -	-	1.4	-	μΑ	Fig.
Input Bias Current	IIB					Fig.4	-	19	40	-	19	40	$\mu$ A	Fig.
	T		TEF 4	RMINAL	.S 5									
Quiescent Operating	I <sub>10</sub>		NC		NC	Fig.8	-	1		-	1	_	mA	Fig
Current	I <sub>11</sub>	_	NC		-VEE	Fig.8	_	2.7		_	2.7	_	mA	NON
	111	-	VEE		NC	Fig.8	-	0.45	-	-	0.45	_	mΑ	NON
		-	VEE		-VEE	Fig.8	-	1,25		_	1.25	<u> </u>	mΑ	Fig
Quiescent Operating Current Ratio	$\frac{I_{10}}{I_{11}}$					Fig.8	-	1.05	_	-	1.05	-	-	Fig
Device Dissipation	PŢ					Fig.8	-	26	-	-	26	-	mW	NON
DYNAMIC CHARACTERISTI	CS													
		f =	Casco	de Con	figuration	Fig. 10	16	20	_	16	20	-	dB	Fig.
Power Gain	Gp	100 MHz		ential-A guration		Fig. 12	14	16	-	14	16	-	dB	Fig.
		f =	Casco	de Con	figuration	Fig. 10	-	7.8	9	-	7.8	9	dB	Fig.
Noise Figure	NF	100 MHz		ential A guration		Fig.12	-	7.8	9	-	7.8	9	dB	Fig.
Common-Mode Rejection Ratio	CMR	f = 1	kHz			Fig.16	-	101	_	_	101	-	dB	Fig.
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	f = 1.	75 MH	lz		Fig.17	-60	_	_	-60	-	-	dB	NON


### TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006



INPUT OFFSET VOLTAGE TEST CIRCUIT



### TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006



### QUIESCENT OPERATING CURRENT





Fig. 4

Fig.5


### QUIESCENT OPERATING CURRENT RATIO



327

### TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006

### POWER-GAIN (CASCODE CONFIGURATION)



POWER-GAIN (DIFFERENTIAL-AMPLIFIER CONFIGURATION)





Fig.9

# NOISE FIGURE AND POWER GAIN TEST CIRCUIT (CASCODE CONFIGURATION)




f Mc/s	C <sub>1</sub>	C <sub>2</sub>	L 1 μΗ	L <sub>2</sub> μΗ
30	14-150	5-40	0.3-0.6	0.8-1.4
100	5-40	5-40	0.07-0.12	0.15-0.3

- \* FOR POWER-GAIN TEST
- **▼** FOR NOISE-FIGURE TEST

Fig.8

# NOISE FIGURE AND POWER-GAIN TEST CIRCUIT (DIFFERENTIAL AMPLIFIER CONFIGURATION)



f	C <sub>1</sub>	C <sub>2</sub>	L1	L <sub>2</sub>
Mc/s	ρF	ρF	΄ μΗ	μH
30	5-40	1.5-20	1. 2- 2	1.2-2
100	1-12	1-12	0.4-0.7	0.25-0.5

- \* FOR POWER-GAIN TEST
- ▼ FOR NOISE-FIGURE TEST

Fig. 10

### TYPICAL DYNAMIC CHARACTERISTICS FOR TYPES CA3005 AND CA3006

# 100-Mc/s NOISE FIGURE VS. VEE (CASCODE CONFIGURATION)




Fig. 11

### COMMON-MODE-REJECTION RATIO






Fig. 13

# 100 Mc/s NOISE FIGURE VS. VEE (DIFFERENTIAL AMPLIFIER CONFIGURATION)



### DIMENSIONAL OUTLINE



SYMBOL	INC	HES	NOTE	MILLIMETERS		
SAMBOL	MIN.	MAX.	NOIE	MIN.	MAX.	
а	0.2	230	2	5.84	1 TP	
A <sub>1</sub>	0	0		0	0	
A <sub>2</sub>	0.165	0.185		4.19	4.70	
ΦВ	0.016	0.019	3	0.407	0.482	
φ <b>B</b> 1	0	0		0	0	
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533	
φD	0.335	0.370		8.51	9.39	
φD <sub>1</sub>	0.305	0.335		7.75	8.50	
F <sub>1</sub>	0.020	0.040		0.51	1.01	
j	0.028	0.034		0.712	0.863	
k	0.029	0.045	4	0.74	1,14	
L <sub>1</sub>	0.000	0.050	3	0.00	1.27	
L <sub>2</sub>	0.250	0.500	3	6.4	12.7	
L <sub>3</sub>	0.500	0.562	3	12.7	14.27	
α	30° TP			30°	TP	
N	1	2	6	12		
N <sub>1</sub>		1	5		1	

### NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Out
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diamerer is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

### TYPICAL DYNAMIC TEST CIRCUITS FOR TYPES CA3005 AND CA3006

### COMMON-MODE REJECTION RATIO TEST CIRCUIT




Fig. 14




Fig. 15



## **Linear Integrated Circuits**

CA3007

# **AF Amplifier**



- Designed for use in Sound Systems and Communication Equipment
- Balanced differential-amplifier configuration with controlled constantcurrent source provides for both audio amplification and phase inversion
- Built-in temperature stability for operation from -55°C to +125°C
- Fliminates need for audio driver transformer
- Companion Application Note, ICAN 5037 "Application of the RCA-CA3007 Integrated Circuit Audio Driver" covers design of a dual supply audio driver in a direct-coupled audio amplifier, and a single supply audio driver in a capacitor-coupled audio amplifier


### HIGHLIGHTS

- Input Impedance. . . 4 kΩ typ.
- ullet Output Impedance . . . 60  $\Omega$  typ.
- Power Gain . . . . . 22 dB typ.
- Push-Pull Input & Output
- Direct Coupling to Class B Audio Output Stage

### **APPLICATIONS**

- Audio Amplifier
- Audio Driver

### SCHEMATIC DIAGRAM



ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at  $\rm T_{FA}$  =  $\rm 25^{o}~C$ 

Indicated voltage limits for each terminal can be applied under the specified operating conditions for other terminals. All voltages are with respect to ground (-VCC, +VEE, or common terminal of Positive and Negative DC supplies).

	VOLTAGE	ELIMITS	CONDI	TIONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-2.5	-2.5 +2.5		0 -6 0 0 +6
2	-8	0	3 6 7 9 11	-8 0 0 +6 0
3	-10 -	0	6 7 9 11	0 0 +6 0
4	-8.5	0	6 7 9 11	0 0 +6 0
5	-2.5	+2.5	2 3 6 7 9	0 -6 0 0 +6
6	-3	0	2 3 7 9 11	0 -6 0 +6 0
7	-2.5	+2.5	1 2 3 5 6 9	0 0 -6 0 0

	r					
TERMINAL	VOLTAGI		CONDI			
LIMITATE	NEGATIVE POSITIVE		TERMINAL	VOLTAGE		
			2	0		
			3	-6		
8	,	,	6 7	0		
8	-2	0		0		
	:		9	+6		
			11	0		
			2	0		
			3 6	- 6		
9	0	+10	6	0		
			7	0		
			11	0		
			2	0		
	-2	-2 0	-3	- 6		
10			6 7	0		
10				0		
			9	+6		
			11	0		
			1	0		
			2 3 6	0		
11	-2.5	+2.5	3	- 6		
11	-2.5		6	0		
			7	0		
			9	+6		
			2	0		
			3	-6		
12	-2	0	6	0		
12	-2	U	7	0		
			9	+6		
			11	0		
CASE	INTERNALLY CONNECTED TO TERMINAL No.3 (SUBSTRATE) DO NOT GROUND					

OPERATING-TEMPERATURE RANGE	-55 to +125°C
STORAGE-TEMPERATURE RANGE	-65 to +150°C
MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE.	±2.5 V
MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE .	±2.5 V
DEVICE DISSIPATION	300 mW

### ELECTRICAL CHARACTERISTICS, at $T_{\rm FA}$ = 25°C, $V_{\rm CC}$ = +6 V, $V_{\rm EE}$ = -6 V,

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS Pin 4 Not Connected Unless	TEST CIRCUITS	LIMITS TYPE CA3007				TYPICAL CHARAC- TERISTICS CURVES
		Otherwise Noted	Fig.	Min.	Тур.	Max.	Units	Fig.
STATIC CHARACTERIST	ICS							
Input Unbalance Voltage	v <sub>IU</sub>		3	-	0.57	5	mV	2
Input Unbalance Current	l <sub>IU</sub>		3	_	0.57	5	$\mu$ <b>A</b>	2
Input Bias Current	1į		3	_	11	34	μA	4
Quiescent Operating Voltage	V8 or V <sub>10</sub>		3	_	0.87	-	V	5
Device Dissipation	P <sub>T</sub>		3	_	30		mW	NONE
DYNAMIC CHARACTERIS	STICS							
Power Gain	GP	f = 1 Kc/s ·	6	20	22	-	dB	NONE
Total Harmonic Distortion	THD	f = 1 Kc/s	6	_	0.28	_	%	NONE
Input Impedance	Z <sub>IN</sub>	f = 1 Kc/s	7	_	4K	-	Ω	NONE
Common-Mode Rejection Ratio	CMR	f = 1 Kc/s	9(A) 9(B)	_	77	_	dB	8

### TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUIT FOR CA3007

# INPUT UNBALANCE VOLTAGE AND CURRENT VS TEMPERATURE





Fig.2

# INPUT UNBALANCE-VOLTAGE & CURRENT, INPUT BIAS CURRENT, QUIESCENT OPERATING VOLTAGE, AND DEVICE DISSIPATION TEST CIRCUIT



 $R_1$  and  $R_2$  matched to  $\pm 1\%$ .


PT = VCCI9 + VEEI3

 $I_9$  = Direct Current into Terminal No.9

 $I_3$  = Direct Current out of Terminal No.3

Fig.3

### INPUT BIAS CURRENT VS TEMPERATURE



QUIESCENT OPERATING VOLTAGE VS TEMPERATURE





Fig.5

TYPICAL DYNAMIC TEST CIRCUITS FOR CA3007

# POWER GAIN AND TOTAL HARMONIC DISTORTION TEST CIRCUIT



T (Output Transformer):

Primary Impedance = 2000  $\Omega$  C.T. Secondary Impedance = 16  $\Omega$ 

Efficiency = 45% approx.

(STANCOR TYPE TA-10 OR EQUIVALENT)

Fig.6

### INPUT IMPEDANCE TEST CIRCUIT






Fig.7

### TYPICAL DYNAMIC CHARACTERISTIC AND TEST CIRCUITS FOR CA3007


### COMMON-MODE REJECTION RATIO vs TEMPERATURE



COMMON-MODE REJECTION-RATIO TEST CIRCUITS




(A) Single-Ended Differential Voltage Gain



(B) Common-Mode Voltage Gain
Fig.9

DIMENSIONAL OUTLINE



SYMBOL	INC	HES	NOTE	MILLIM	ETERS
SYMBOL	MIN,	MAX.	NOTE	MIN.	MAX.
8	0.2	230	2	5.84	I TP
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
ФΒ	0.016	0.019	3	0.407	0.482
φ <b>B</b> 1	0	0		0	0
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	.0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
- L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30	, Lb
N	12		6	12	
N <sub>1</sub>	1 -		5		1

### NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. oD.
- 5. N1 is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits CA3026 CA3054

Transistor Array

Monolithic Silicon

The CA3026 and CA3054 each consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six n-p-n transistors which comprise the amplifiers are general purpose devices which exhibit low 1/f noise and a value of  $f_{\rm T}$  in excess of 300 MHz. These features make the CA3026 and CA3054 useful from dc to 120 MHz. Bias and load resistors have been omitted to provide maximum application flexibility.

The monolithic construction of the CA3026 and CA3054 provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual channel applications where matched performance of the two channels is required.

The CA3026 is supplied in a hermetic 12-lead TO-5 style package and is rated for full military operating-temperature range of -55°C to +125°C.

The CA3054 is supplied in a 14-lead plastic Dual-in-line package with a limited temperature range. The availability of extra terminals allows the introduction of an independent substrate connection for maximum flexibility.

### **APPLICATIONS**

- Dual sense amplifiers
- Dual Schmitt triggers
- Multifunction combinations -- RF/Mixer/Oscillator;
   Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Pairs of balanced mixers
- Synthesizer mixers
- Balanced (push-pull) cascode amplifiers




Fig.1a - Schematic Diagram for CA3026.

# DUAL INDEPENDENT DIFFERENTIAL AMPLIFIERS



For Low-Power Applications at Frequencies from DC to 120 MHz

12-Lead TO-5



14-Lead Dual-In-Line Plastic Package

### **FEATURES**

- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Maximum input offset voltage -- ± 5 mV
- Full military temperature range capability -- -55°C to +125°C
- Limited temperature range -- 0°C to 85°C for CA3054




Fig.1b - Schematic Diagram for CA3054.

**CAUTION:** Substrate MUST be maintained negative with respect to all collector terminals of this device. See Maximum Voltage Ratings chart.

### MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT TA = 25°C

Power Dissipation, P:	CA3026	CA3054	
Any one transistor	300	 300	mW
Total package	600 .	 750	mW
For $T_A > 55^{\circ}C \dots$	Derate at 5.	 6.67	$mW/^{O}C$
Temperature Range:	•		
Operating	-55 to + 125	 -40 to +85	$^{\mathrm{o}}\mathrm{C}$
Storage	-65 to + 150	 -65 to +150	$^{\circ}\mathrm{C}$

\* The collector of each transistor of the CA3026 and CA3054 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, VCEO · · · · · ·	15	v
Collector-to-Base Voltage, VCBO	20	v
Collector-to-Substrate Voltage, VCIO*		v
Emitter-to-Base Voltage, VEBO	5	v
Collector Current, Ic		m <b>A</b>

for normal transistor action. The substrate should be maintained at signal (AC) ground by means of a suitable grounding capacitor, to avoid undesired coupling between transistors.

### Maximum Voltage Ratings

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal  $1^{\dagger}$  and horizontal terminal  $3^{\dagger}$  is +15 to -5 volts.

† For CA3026; corresponding terminals for CA3054 are vertical terminal 2 and horizontal terminal 4.

CA3054 TERMINAL	No.	13	14	1	2	3	4	6	7	8	9	11	12	5
1	CA3026 TERMINAL No.	10	11	12	1	2	3	4	5	6	7	8	Note 1	Note 1 9
13	10		0 -20	*	+5 -5	*	+15 -5 '	*	*	*	*	*	*	*
14	11			*	*	*	+20 0	*	*	*	*	*	*	+20 0
1	12				+20 0	*	+20 0	*	*	*	*	*	*	+20 0
2	1					*	+15 -5	*	*	*	*	*	*	*
3	2						+1 -5	*	*	*	*	*	*	*
4	3							*	*	*	*	*	*	*
6	4								0 -20	*	+5 -5	*	+15 -5	*
7	5									*	*	*	*	+20 0
8	6										+20 0	*	*	+20 0
9	7											*	+15 -5	*
11	8												+1 -5	*
12	9													*
5	9													Ref Sub- strate

Voltages are not normally applied between these terminals.
 Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

Note 1: In the CA3026 terminal No.9 is connected to the emitter of  $Q_4$ , the reference substrate, and the case; therefore, the case should not be grounded. Two terminal 9 columns (CA3026) appear in the voltage rating chart because it is a composite chart for both the CA3026 and the CA3054. Wherever an asterisk is shown in one column 9 and a rating is shown in the other column 9, the asterisk should be ignored.

### Maximum Current Ratings

CA3054 TERMINAL No.	CA3026 TERMINAL No.	I <sub>IN</sub>	I <sub>OUT</sub>
13	10	5	0.1
14	11	50	0.1
1	12	50	0.1
2	1	5	0.1
3	2	5	0.1
4	3	0.1	-50
6	4	5	0.1
7	5	50	0.1
8	6	50	0.1
9	7	5	0.1
11	8	5	0.1
12	9	0.1	50

• Terminal No.10 of CA3054 is not used

# ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIR- CUIT		CA3026 CA3054 LIMITS			TYPICAL CHARAC- TERISTICS CURVES
			FIG.	MIN.	TYP.	MAX.	UNITS	FIG.
STATIC CHARACTERISTICS								
For Each Differential Amplifier								
Input Offset Voltage	v <sub>IO</sub>		-	•	0.45	5	mV	6
Input Offset Current	IIO		-	-	0.3	2	μΑ	7
Input Bias Current	I <sub>I</sub>	V <sub>CB</sub> = 3 V	-		10	24	μΑ	3
Quiescent Operating Current Ratio	$\frac{I_{C(Q_1)}}{I_{C(Q_2)}} \circ \frac{I_{C(Q_5)}}{I_{C(Q_6)}}$	$I_{E(Q3)} = I_{E(Q4)} = 2 \text{ mA}$	-	•	0.98 to 1.02	-		3
Temperature Coefficient Magnitude of Input-Offset Voltage	<u> ∆ ∨ 10 </u> ∆ T		-	-	1.1	-	μV/ <sup>0</sup> C	5
For Each Transistor								
DC Forward Base-to- Emitter Voltage	v <sub>BE</sub>	$V_{CB} = 3 \text{ V}$ $\begin{cases} I_{C} = 50  \mu\text{A} \\ 1 \text{ mA} \\ 3 \text{ mA} \\ 10 \text{ mA} \end{cases}$			0.630 . 0.715 0.750 0.800	0.700 0.800 0.850 0.900	V	6
Temperature Coefficient of Base- to-Emitter Voltage	∆V <sub>BE</sub> ∧T	V <sub>CB</sub> = 3 V, I <sub>C</sub> = 1 mA	-		-1.9	-	μV/°C	4
Collector-Cutoff Current	I <sub>CBO</sub>	$V_{CB} = 10 \text{ V}, I_E = 0$	-	-	0.002	100	nA	2
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1 mA, I <sub>B</sub> = 0	-	15	24	-	٧	-
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	$I_C = 10 \mu\text{A}, I_E = 0$	1	20	60	-	٧	<b>-</b> .
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_C = 10 \mu\text{A}, I_{CI} = 0$	-	20	60	-	٧	-
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EB0</sub>	$I_E = 10 \mu\text{A}, I_C = 0$	-	5	7	·	٧	•
DYNAMIC CHARACTERISTICS								
Common-Mode Rejection Ratio For Each Amplifier	CMR		8a	-	100	-	dB	8b
AGC Range, One Stage	AGC	V <sub>CC</sub> = 12 V	9a	-	75	-	dB	9b
Voltage Gain, Single Stage Double-Ended Output	А	V <sub>CC</sub> = 12 V V <sub>EE</sub> = -6 V V <sub>x</sub> = -3.3 V f = 1 kHz	9a	-	32	-	dB	9b
AGC Range, Two Stage	AGC	1 - 1 KHZ	10a		105	·	dB	10b
Voltage Gain, Two Stage Double-Ended Output	Α		10a	-	60	-	dB	10b
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: (For Single Transistor)								
Forward Current-Transfer Ratio	h <sub>fe</sub>		-	-	110	• _		11
Short-Circuit Input Impedance	h <sub>ie</sub>		-	-	3.5		kΩ	11
Open-Circuit Output Impedance	h <sub>oe</sub>	f = 1 kHz, V <sub>CE</sub> = 3 V,	-	•	15.6	-	μmho	11
Open-Circuit Reverse Voltage- Transfer Ratio	h <sub>re</sub>	I <sub>C</sub> = 1 mA	-		1.8×10 <sup>-4</sup>	-		11

1/f Noise Figure (For Single Transistor)	NF	f = 1 kHz, V <sub>CE</sub> = 3 V	-	-	3.25	-	dB	-
Gain-Bandwidth Product (For Single Transistor)	fΤ	$V_{CE} = 3 \text{ V}, I_{C} = 3 \text{ mA}$	-	-	550	-	MHz	12
Admittance Characteristics; Differential Circuit Configuration: (For Each Amplifier)								
Forward Transfer Admittance	y <sub>21</sub>	V <sub>CB</sub> = 3 V	-	-	-20+j0	•	mmho	13a
Input Admittance	y <sub>11</sub>	Each Collector	-	-	0.22+j0.1		mmho	13b
Output Admittance	У22	$I_{C} \approx 1.25 \text{ mA}$ f = 1 MHz	-	-	0.01+j0		mmho	13c
Reverse Transfer Admittance	y <sub>12</sub>		-	•	-0.003 +j0	-	mmho	13d
Admittance Characteristics; Cascode Circuit Configuration: (For Each Amplifier)								
Forward Transfer Admittance	y <sub>21</sub>	V <sub>CB</sub> = 3 V	-	-	68-j0	•	mmho	14a
Input Admittance	y <sub>11</sub>	Total Stage	-		0.55+j0	-	mmho	14b
Output Admittance	y <sub>22</sub>	$\frac{1}{1}$ I <sub>C</sub> $\approx$ 2.5 mA $\frac{1}{1}$ f = 1 MHz	-		0+j0.02	-	mmho	14c
Reverse Transfer Admittance	y <sub>12</sub>		-	•	0.004-j0.005		$\mu$ mho	14d
Noise Figure	NF	f = 100 MHz	-		8	-	dB	

### TYPICAL STATIC CHARACTERISTICS




Fig. 2 - Collector-to-base cutoff current vs ambient temperature for each transistor.





Fig.3 - Input bias current characteristic vs collector current for each transistor.

### TYPICAL STATIC CHARACTERISTICS




COLLECTOR-TO-BASE VOLTS (VCB): 3

| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BASE VOLTS (VCB): 3
| COLLECTOR-TO-BA

Fig.4 - Base-to-emitter voltage characteristic for each transistor vs ambient temperature.

Fig.5 - Offset voltage characteristic vs ambient temperature for differential pairs.

\* For CA3054: use data from 0°C to 85°C only








Fig.6 - Static base-to-emitter voltage characteristic and input offset voltage for differential pairs vs emitter current.

Fig.7 - Input offset current for matched differential pairs vs collector current.

### TYPICAL DYNAMIC CHARACTERISTICS

### COMMON MODE REJECTION RATIO






(a) Test setup

Fig.8


(b) Characteristic

### TYPICAL DYNAMIC CHARACTERISTICS (cont'd) SINGLE-STAGE VOLTAGE GAIN




### Fig.10 TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR

VCC=+12 V 92CS-I5248RI



(a) Test setup

Fig.11 - Forward current-transfer ratio ( $h_{fe}$ ), short-circuit input impedance (h<sub>ie</sub>), open-circuit output impedance (hoe), and open-circuit reverse voltage-transfer ratio (hre) vs collector current for each transistor.



(b) Characteristic

Fig.12 - Gain-bandwidth product (fT) vs collector current.

### TYPICAL DYNAMIC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER




Fig. 13(a) - Forward transfer admittance (Y 21) vs frequency.




Fig. 13(b) - Input admittance (Y11).




Fig.13(c) - Output admittance (Y22) vs frequency.




Fig.13(d) - Reverse transfer admittance (Y12) vs frequency.

### TYPICAL DYNAMIC CHARACTERISTICS FOR EACH CASCODE AMPLIFIER




Fig. 14(a) - Forward transfer admittance (Y21) vs frequency.




Fig.14(b) - Input admittance  $(Y_{11})$  vs frequency.

### TYPICAL CHARACTERISTICS FOR EACH CASCODE AMPLIFIER (cont'd)




Fig. 14(c) - Output admittance (Y22) vs frequency.





Fig. 14(d) - Reverse transfer admittance  $(Y_{12})$  vs frequency.

### **DIMENSIONAL OUTLINE CA3026**

JEDEC MO-006-AG




92CS-19774

SYMBOL	INC	HES	NOTE	MILLIM	ETERS			
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.			
а	0.:	230	2	5.84 TP				
A <sub>1</sub>	0	0		0	0			
A <sub>2</sub>	0.165	0.185		4.19	4.70			
ФΒ	0.016	0.019	3	0.407	0.482			
φB <sub>1</sub>	0	0		0	0			
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533			
φD	0.335	0.370		8.51	9.39			
φD <sub>1</sub>	0.305	0.335		7.75	8.50			
F <sub>1</sub>	0.020	0.040		0.51	1.01			
j	0.028	0.034		0.712	0.863			
k	0.029	0.045	4	0.74	1.14			
L <sub>1</sub>	0.000	0.050	3	0.00	1.27			
L2	0.250	0.500	3	6.4	12.7			
Lз	0.500	0.562	3	12.7	14.27			
α	30°	TP		30°	TP			
N	1:	2	6	12				
N <sub>1</sub>			5	1				

- 1. Refer to Rules for Dimensioning Axial Lead Product Out-
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions

### **DIMENSIONAL OUTLINE CA3054**

14-Lead Dual In-Line Plastic Package JEDEC MO-001-AB



SYMBOL	INC	HES	NOTE	MILLIN	METERS
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.155	0.200		3.94	5.08
A1	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
В1	0.050	0.065		1.27	1.65
С	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E1	0.240	0.260		6.10	6.60
<b>e</b> 1	0.10	00 TP	2	2.5	4 TP
eA.	0.3	00 TP	2, 3	7.6	2 TP
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
а	00	150	4	00	150
N	1	4	5	1	4
N <sub>1</sub>	l	0	6	l	0
Q <sub>1</sub>	0.040 0.075 1.02			1.90	
s	0.065	0.090		1.66	2.28

### NOTES

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines
- 2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit
- 3. eg applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions 6. N<sub>1</sub> is the quantity of allowable missing I

# RC/

# **Linear Integrated Circuits**

Solid State Division

ete CA3028A, CA3028AF\*, CA3028AS\*, CA3028B, CA3028BF\*, CA3028BS\*, CA3053

### Differential/Cascode Amplifiers

Monolithic Silicon

The CA3028A and CA3028B are differential/cascode amplifiers designed for use in communications and industrial equipment operating at frequencies from dc to 120 MHz.

The CA3028B is like the CA3028A but is capable of premium performance particularly in critical dc and differential amplifier applications requiring tight controls for input offset voltage, input offset current, and input bias current.

The CA3053 is similar to the CA3028A and CA3028B but is recommended for IF amplifier applications.

### FEATURES

- Controlled for Input Offset Voltage, Input Offset Current, and Input Bias Current
- Balanced Differential Amplifier Configuration with Controlled Constant-Current Source to Provide Unexcelled Versatility
- Single- and Dual-Ended Operation
- Operation from DC to 120 MHz
- Balanced-AGC Capability
- Wide Operating-Current Range

# DIFFERENTIAL/CASCODE AMPLIFIERS

For Communications and Industrial Equipment at Frequencies from DC to 120 MHz



8-Lead TO-

### **APPLICATIONS**

- RF and IF Amplifiers (Differential or Cascode)
- DC, Audio, and Sense Amplifiers
- Converter in the Commercial FM Band
- Oscillator
- Mixer
- Limiter
- Companion Application Note, ICAN 5337 "Application of the RCA CA3028 Integrated Circuit Amplifier in the HF and VHF Ranges." This note covers characteristics of different operating modes, noise performance, mixer, limiter, and amplifier design considerations.




Fig.1 - Schematic diagram for CA3028A, CA3028B and CA3053.

\* Types CA3028AF and CA3028BF are frit-seal versions of the CA3028A and CA3028B, respectively; types CA3028B, respectively; types CA3028AS and CA3028BS are formed-lead (DIL-can) versions; see page 20 for package photographs.

### ABSOLUTE-MAXIMUM RATINGS at TA = 25°C:

# 

### TEMPERATURE RANGE:

Operating	-55°C to +125°C
Storage	-65°C to +150°C

### MAXIMUM VOLTAGE RATINGS at TA = 25°C

### MAXIMUM CURRENT RATINGS

TERM- INAL No.	1	2	3	4	5	6	7	8	This chart gives the range of voltages which can be applied
1		0 to -15▲	0 to -15▲	0 to -15▲	+5 to -5	*	*	+20⊕ to 0	with respect to the terminals
2			+5 to -11	+5 to -1	+15 <sup>†</sup> 1 to 0	*	+15♥ to 0	*	listed vertically. For example, the voltage range of the horizontal terminal 4 with respect to terminal
3 <sup>‡</sup>				+10 to 0	+15 <sup>©</sup> to 0	+30● to 0	+15 <sup>©</sup> to 0	+30● to 0	
4					+15 <sup>†</sup> to 0	*	*	*	Terminal #3 is connected to the sub- strate and case.
5						+20⊕ to 0	*	*	Voltages are not normally applied be- tween these terminals. Voltages appearing between these terminals will be safe, if the specified volt-
6							*	*	age limits between all other terminals are not exceeded.  Limit is -12V for CA3053
7								*	⊕ Limit is +15V for CA3053 Limit is +12V for CA3053
8									<ul> <li>Limit is +24V for CA3028B and +18V for CA3053</li> </ul>

CURRE	NT RA	ATINGS
TERM- INAL No.	I <sub>IN</sub>	IOUT mA
1	0.6	0.1
2	4	0.1
3	0.1	23
4	20	0.1
5	0.6	0.1
6	20	0.1
7	4	0.1
8	20	0.1

### ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT		CIAL TEST NDITIONS	TYP		028A	TYP	LIMITS E CA3	028B	TYP	LIMIT E CA3	053	UNITS	TYPICAL CHARAC- TERISTICS CURVES
STATIC CHARACTERI	STICS	Fig.	L		Min.	тур.	мах.	Min.	Тур.	мах.	Min.	Typ.	Max.		Fig.
STATIC CHARACTER	31103		<sup>+V</sup> cc	-V <sub>EE</sub>											
Input Offset Voltage	V10	2	6V 12V	6V 12V			-	:	0.98 0.89	5 5	-	-	-	mV	4
Input Offset Current	I <sub>10</sub>	3a	6V 12V	6V 12V	-	-			0.56 1.06	5 6	-	-	-	<b>μA</b>	4
		3a	6V 12V	6V 12V	-	16.6 36	70 106	Ė	16.6 36	40 80	-	-	-		5a
Input Bias Current	T <sub>I</sub>	3b	9V 12V	-		-			-			29 36	85 125	μ <b>Α</b>	5b
Quiescent Operating	I <sub>6</sub>	3a	6V 12V	6V 12V	0.8 2	1.25 3.3	2 5	1 2.5	1.25 3.3	1.5			-	mA	6a 7
Current	or T8	3b	9V 12V	-	-	-	-			-	1.2 2.0	2.2 3.3	3.5 5.0	,	6b
AGC Bias Current	17	8a	12V 12V	V <sub>AGC</sub> =+9 V <sub>AGC</sub> = +12	-	1.28 1.65	,		1.28 1.65	1 1		-	-	mA	8b
Source Terminal No.7)	1	-	9V 12V	-		-	-	-	, ,	-		1.15 1.55	-	IIIA	-
Input Current (Terminal No.7)	I <sub>7</sub>	-	6V 12V	6V 12V	0.5 1	0.85 1.65	1 2.1	0.5 1	0.85 1.65	1 2.1	•		-	mA	-
Device Dissipation	P <sub>T</sub>	3a	6V 12V	6V 12V	24 120	36 175	54 260	24 120	36 175	42 220				mW	9
	<u> </u>	3b	9V 12V	-			-	-		-		50 100	80 150		-

# ELECTRICAL CHARACTERISTICS at TA = 25°C (cont'd)

CHARA	ACTERISTIC	SYMBOL	TEST CIR- CUIT	SPECIA CONDI			LIMITS TYPE CA3028/	4		LIMITS TYPE CA30388	3	т	LIMITS		UNITS	TYPICAL CHARAC- TERISTICS CURVE
			Fig.			Min.	Тур.	Max	Min.	Тур.	Max.	Min.	Тур.	Мах.		Fig.
DYNAMI	C CHARACTE	RISTICS	,	,				_	,						,	
			10a	f = 100 MHz	Cascode	16	20	Ŀ	16	20		-	-	<u>  -                                   </u>	dВ	10b
Power G	ain	Gp	lla,d		DiffAmpl.	14	17	Ŀ	14	17	Ŀ	Ŀ	-	ŀ		11b,e
, oc. u		up	10a	f = 10.7 MHz	Cascode	35	39	Ŀ	35	39	Ŀ	35	39	Ŀ	dB	10b ₩
			lla	V <sub>CC</sub> = +9V	DiffAmpl.	28	32	Ŀ	28	32	·	28	32	·		11b *
Noise Fi	igure	NF	10a	f = 100 MHz	Cascode	Ŀ	7.2	9	Ŀ	7.2	9	Ŀ		·	dВ	10c
			11a,d	VCC = +9V	DiffAmpl.	·	- 6.7	9	Ŀ	6.7	9	-	-	<u>  -                                   </u>	ļ	11c,e
Input Ad	mittance	Y <sub>11</sub>	<u> </u>		Cascode	1			<u> </u>	0.6 + j 1.6	Ŀ				mmho -	12
			· _		DiffAmpl.	ļ			Ŀ	0.5 + j 0.5	Ŀ	l				13
Reverse		Y12	<u> </u>		Cascode	1			<u> </u>	0.0003 - j0	Ŀ	1			mmho	14
Admitta	ance		·	f = 10.7 MHz	DiffAmpl.	-			·	0.01 - j0.0002	Ŀ					15
Forward		Y <sub>21</sub>	-	VCC = +9V	Cascode	1			<u> </u>	99 - j18	Ŀ	ļ			mmho	16
Admitta	ance		·		DiffAmpl.	1				-37 + j0.5	Ŀ					17
Output		Y <sub>22</sub>	•		Cascode	ļ			Ŀ	0. + j0.08	Ŀ	1			mmho	18
Admitta	ince		-		DiffAmpl.					0.04 + j0.23	-					19
Power Ou (Untune		Po	20a	f = 10.7 MHz	DiffAmpl. 50 $\Omega$ Input- Output	-	5.7	-	-	5.7		-	-	-	μW	20b
AGC Ran (Max.Po to Ful	nge ower Gain I Cutoff)	AGC	21a	V <sub>CC</sub> = +9V	DiffAmpl.	-	62	-	-	62	•	-	,		dB	21b
	T		22a	f = 10.7 MHz	Cascode	-	40	T -	-	40		-	40	T-		22b
	f = 10.7 MHz		22c	V <sub>CC</sub> = +0V R <sub>L</sub> = 1 kΩ	DiffAmpl.	-	30	-	-	30	-	-	30	-	dB	22d
Voltage Gain	Differential at	А	23	V <sub>CC = +6</sub> V, R <sub>L</sub> = 2 kΩ	V <sub>EE</sub> = -6V,		-	-	35	38	42	-	-	-	dB	
	f = 1 kHz		-	$V_{CC}$ = +12V, R <sub>L</sub> = 1.6 k $\Omega$		-	-	-	40	42.5	45	-		-	u b	
Max. Peal Output \	/oltage	V <sub>o</sub> (P-P)	23	$R_L = 2 k\Omega$	V <sub>EE</sub> = -6V,	-			7	11.5	-	-	-	-	۷ <sub>P-</sub> P	-
at f = 1	kHz			$V_{CC}$ = +12V, R <sub>L</sub> = 1.6 k $\Omega$	V <sub>EE</sub> = -12V	-	-	-	15	23	-	-	•	-		
Bandwidt	h			$V_{CC} = +6V$ , $R_L = 2 \text{ k}\Omega$	V <sub>EE</sub> = -6V,		-		-	7.3	-	-		-		
at -3 dB		BW		$V_{CC}$ = +12V, R <sub>L</sub> = 1.6 k $\Omega$	V <sub>EE</sub> = -12V		-	-	-	8		-	-		MHz	•
Common-M Input-Vo	Mode oltage Range	V <sub>CMR</sub>	24	V <sub>CC</sub> = +6V, V <sub>CC</sub> = +12V,	V <sub>EE</sub> = -12V		-	-	-2.5 -5	(-3.2 - 4.5) (-7 - 9)	<b>4</b> 7	-		-	٧	-
Common-N Rejection		CMR	24	V <sub>CC</sub> = +6V, V <sub>CC</sub> = +12V,		-	-	-	60 60	110 90	-	-	-	-	dB	-
Input Impe at f = 1		Z <sub>IN</sub>		V <sub>CC</sub> = +6V, V <sub>CC</sub> = +12V,	V <sub>EE</sub> = -6V V <sub>EE</sub> = -12V		-	-	-	5.5 3	-	-	-	-	kΩ	-
Peak-to-P	Peak			V <sub>CC</sub> = +9V	f = 10.7 MHz	2	4	7	2.5	4	6	2	4	7	mА	-
Output Current		I <sub>P-P</sub>		V <sub>CC</sub> = +12V	e <sub>in</sub> = 400 mV DiffAmpl.	3.5	6	10	4.5	6	8	3.5	6	10		

<sup>\*</sup> Does not apply to CA3053

### **DEFINITIONS OF TERMS**

### **AGC Bias Current**

The current drawn by the device from the AGC-voltage source, at maximum AGC voltage.

### **AGC Range**

The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device.

### Common-Mode Rejection Ratio

The ratio of the full differential voltage gain to the common-mode voltage gain.

### **Device Dissipation**

The total power drain of the device with no signal applied and no external load current.

### Input Bias Current

The average value (one-half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

### Input Offset Current

The difference in the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.




Fig.2 - Input offset voltage test circuit for CA3028B.




Fig.3b - Input bias current, device dissipation, and quiescent operating current test circuit for CA3053.

### Input Offset Voltage

The difference in the dc voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals.

### Noise Figure

The ratio of the total noise power of the device and a resistive signal source to the noise power of the signal source alone, the signal source representing a generator of zero impedance in series with the source resistance.

### Power Gain

The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB.

### **Quiescent Operating Current**

The average (dc) value of the current in either output terminal.

### Voltage Gain

The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at ac ground.




Fig.3a - Input offset current, input bias current, device dissipation, and quiescent operating current test circuit for CA3028A and CA3028B.




Fig.4 - Input offset voltage and input offset current for CA3028B.

### TYPICAL CHARACTERISTICS




Fig.5a - Input bias current vs. ambient temperature for CA3028A and CA3028B.




Fig.6a - Quiescent operating current vs. ambient temperature for CA3028A and CA3028B.




Fig.5b - Input bias current vs. ambient temperature for CA3053.




Fig.6b - Quiescent operating current vs. ambient temperature for CA3053.




Fig.7 - Operating current vs.  $V_{E\!E}$  voltage for CA3028A and CA3028B.

### TYPICAL CHARACTERISTICS AND TEST CIRCUITS




Fig.8a - AGC bias current test circuit (differentialamplifier configuration) for CA3028A and CA3028B.




Fig.8b - AGC bias current vs. bias volts (terminal No.7) for CA3028A and CA3028B.




Fig.9 - Device dissipation vs. temperature for CA3028A and CA3028B.




Fig. 10a - Power gain and noise figure test circuit (cascode configuration) for CA3028A, CA3028B and CA3053\*.




Fig. 10b - Power gain vs. frequency (cascode configuration) for CA3028A and CA3028B.

\* 10.7 MHz Power Gain Test Only.





Fig.10c - 100 MHz noise figure vs. collector supply volts (cascode configuration) for CA3028A and CA3028B.

### TYPICAL NOISE FIGURE AND POWER GAIN TEST CIRCUITS AND CHARACTERISTICS






Fig.11b - Power gain vs. frequency (differentialamplifier configuration) for CA3028A and CA3028B.





Fig.11d - Power gain and noise figure test circuit (differential-amplifier configuration for CA3028A and CA3028B.



\* 10.7 MHz Power Gain Test Only.




Fig.11c - 100 MHz noise figure vs. collector supply voltage(differential-amplifier configuration) for CA3028A and CA3028B.




Fig.11e - 100 MHz noise figure and power gain vs. baseto-emitter bias (terminal No.7) for CA3028A and CA3028B.

### TYPICAL ADMITTANCE PARAMETERS




Fig.12 - Input admittance (Y<sub>11</sub>) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig.14 - Reverse transadmittance (Y<sub>12</sub>) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig.16 - Forward transadmittance (Y<sub>21</sub>) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig. 13 - Input admittance (Y11) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.




Fig.15 - Reverse transadmittance (Y<sub>12</sub>) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.




Fig.17 - Forward transadmittance (Y<sub>21</sub>) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

### TYPICAL ADMITTANCE PARAMETERS




Fig.18 - Output admittance (Y<sub>22</sub>) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig.19 - Output admittance (Y<sub>22</sub>) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

### TYPICAL TEST CIRCUITS AND CHARACTERISTICS




Fig. 20a - Output power test circuit for CA3028A and CA3028B.




Fig.20b - Output power vs. frequency — 50  $\Omega$  input and 50  $\Omega$  output (differential-amplifier configuration) for CA3028A and CA3028B.




Fig.21a - AGC range test circuit (differential amplifier) for CA3028A and CA3028B.





Fig. 21b - AGC characteristics for CA3028A and CA3028B.

### TEST CIRCUITS AND TYPICAL CHARACTERISTICS






Fig.22a - Transfer characteristic (voltage gain) test circuit (10.7 MHz) cascode configuration for CA3028A, CA3028B and CA3053.

Fig.22b - Transfer characteristics (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig. 22c - Transfer characteristic (voltage gain) test circuit (10.7 MHz) differential-amplifier configuration for CA3028A, CA3028B and CA3053.




Fig. 22d - Transfer characteristics (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.





Fig.23 - Differential voltage gain, maximum peak-to-peak output voltage, and bandwidth test circuit for CA3028B.

Fig. 24 - Common-mode rejection ratio and common-mode input-voltage range test circuit for CA3028B.

### DIMENSIONAL OUTLINE



INCHES MILLIMETERS NOTE SYMBOL MIN. MAX. MIN. MAX. 0.200 TP 5 RR TP A 0.010 0.050 0.26 1.27 0.185 4.20 0.165 4.69 0.407 0.482 0.016 0.019 0.125 0.160 3.18 4.06 0.533 0.016 0.021 0.407 øΒ 0.335 0.370 8.51 7.75 ٥D 0.305 0.335 8.50 0.51 0.020 0.040 1.01 0.034 0.712 0.863 0.028 0.74 k 0.029 0.045 1.14 0.00 1.27 0.000 0.050 L 0.250 0.500 6.4 12.7 0.500 0.562 12.7 14.27 L3 3 N N<sub>1</sub>

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leeds at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- φ8 applies between L<sub>1</sub> and L<sub>2</sub>. φ8<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the meximum quantity of lead positions



## **Linear Integrated Circuits**

CA3028B/1 CA3028B/3 CA3028B/2 CA3028B/4

High Reliability Types for Aerospace, Military and other Critical Applications

RCA-CA3028B/1, CA3028B/2, CA3028B/3, CA3028B/4 are high-reliability integrated circuits for critical applications in aerospace, military and industrial equipment operating at frequencies up to 120 MHz.

These types are electrically and mechanically interchangeable with the RCA-CA3028B but are specially processed and tested in accordance with the Aerospace and Military electrical, environmental, and physical test methods and procedures established for microelectronic devices in MIL-STD-883.

The curves of Typical Static and Dynamic Characteristics shown in the technical data bulletin (File No. 327) for the CA3028B also apply for these high reliability versions.

The number following the slash (/) mark in each type designation, e.g., CA3028B/1 indicates the screening levels employed by RCA to achieve the quality and reliability commensurate with the intended application. A description of these levels (1, 2, 3, and 4) is given on page 2.





Fig. 1 - Schematic Diagram.

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as ±30%.

RCA reserves the right to make any changes in the resistance values provided such changes do not adversely affect published performance characteristics of the device.



- Examinations and Tests performed in accordance with MIL-STD-883 "Test Methods & Procedures for Microelectronics"
- Total Lot Screening (100% testing) plus "group A" (electrical) and "group B" (environmental) Sampling Test Programs
- Internal Visual (Precap) Inspection Performed on all 4 Screening Levels in accordance with Condition A, Method 2010 MIL-STD-883
- Choice of 4 distinct Screening Levels

### **ELECTRICAL FEATURES**

- Controlled for Input Offset Voltage, Input Offset Current, and Input Bias Current
- Balanced Differential Amplifier Configuration with Controlled Constant-Current Source to Provide Unexcelled Versatility
- Single- and Dual-Ended Operation
- Operation from DC to 120 MHz
- Balanced-AGC Capability
- Wide Operating-Current Range

### **ABSOLUTE-MAXIMUM RATINGS**

DISSIPATION:

At $T_A = 25^{\circ}C$ to $T_A = 85^{\circ}C$
Above T <sub>A</sub> = 85°C Derate linearly 5 mW/°C
TEMPERATURE RANGE:
Operating
Storage
INPUT SIGNAL VOLTAGE 6 V p-p

### MAXIMUM VOLTAGE RATINGS at TA = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 1 and horizontal terminal 5 is +5 to -5 volts.

### TERM 2 3 5 6 7 8 No. 0 0 n +5 +20 1 to -15 to -15 to -5 to n +5 +0 +30 +15 +30 +15 2 to to to 0 to 0 +10 +15 +30 +15 to +30 3 to to 0 0 +15 to +30 +30 4 to to 0 +20 5 6 7 8

### MAXIMUM CURRENT RATINGS


TERM- INAL No.	I <sub>IN</sub> mA	IOUT mA.										
1	0.6	0.1										
2	4	0.1										
3	0.1	23										
4	20	0.1										
5	0.6	0.1										
6	20	0.1										
7	4	Q.1										
8	20	0.1										

<sup>\*</sup>Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

### RCA INTEGRATED CIRCUIT SCREENING LEVELS

RCA Level	MIL-STD-883 Equivalent	Application	Description
/1, /2	Class A	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is Imperative
/3	Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C (Class B without Burn-In)	Military & Industrial For example, on Ground Rased Electronics	For devices intended for use where replacement can readily be accomplished

RCA Screening Level /1 is equivalent to MIL-STD-883 Class A except that Reverse Bias Burn-in is performed only in Group B. RCA Screening Level /2 is the same as Level /1 but Radiographic Inspection is not performed.



Note 1: For price and availability on Lot Acceptance Data, please contact your local RCA representative.

Note 2: For Life — Based on established data for devices having similar electrical characteristics

Note 3: For M & E — Based on established data for devices having a specific package configuration e.g. TO-5,

Dual-In-Line Ceramic, Flat Pack

TABLE I. DESCRIPTION OF TOTAL LOT SCREENING X = 100% Testing S = Sample Test Only (LTPD = 5%).

Test	Conditions	MIL-S	TD-883	Screening Levels						
rest	Conditions	Method	Conditions	/1	/2	/3	/4			
1. Precap Visual	_	2010	Α	Х	х	Х	Х			
2. Preseal Bake	2 hrs. min. at 150°C min.	-	-	×	×	x	×			
3. Seal & Lot Identification	- 1	_	-	x	×	x	×			
4. Total Lot Screening	-	-	-	-	-	-	_			
5. Stabilization Bake	48 hrs. at 150°C min.	1008	С	×	X	×	х			
6. Thermal Shock	15 cycles	1011	С	×	X	×	×			
7. Temperature Cycling	10 cycles	1010	С	×	X	×	×			
8. Mechanical Shock	5 pulses, y <sub>1</sub> direction	2002	В	×	X	-	-			
9. Centrifuge	y <sub>2</sub> , y <sub>1</sub> direction	2001	E	×	×	-	-			
	y <sub>1</sub> direction only	2001	E	-	-	x	×			
10. Fine Leak	-	1014	Α	X	X	×	×			
11. Gross Leak	-	1014	С	×	×	×	×			
12. Serialize	- !	_	-	×	×	-	_			
13. Pre Burn-In Electrical	See Table 1A	-	-	×	×	×	-			
14. Burn-in	See Fig.2	1015	В	×	×	×	-			
15. Post Burn-In Electrical	Delta Requirements (See Table IA)	-	-	×	×	-	-			
16. Final Electrical	See Table IB	-	-	×	×	×	×			
17. 25 <sup>0</sup> C	See Table IB	-	-	×	×	×	Х			
18 55 and + 1250 C	See Table IB	_	-	×	×	s	S			
19. Radiographic Inspection	1 View	2012	-	X.	-	-	-			
20. External Visual	_	2009	-	X	X	х	×			

TABLE IA. PRE BURN-IN ELECTRICAL AND POST BURN-IN ELECTRICAL TESTS, AND DELTA LIMITS\*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	TEST CIRCUIT		UNITS		
Olivilization 10	0111100		1 201 01110011	Min.	Max.	Max∆	011113
Input Bias Current	l <sub>j</sub>		5		80	± 8	μΑ
Input Offset Voltage	V <sub>10</sub>		4		5	± 2	mV
Quiescent Oper. Current	I <sub>6</sub> or I <sub>8</sub>		5	2.5	4	± 0.4	mΑ
Input Current (term. 7)	17		5	1.0	2.1	± 0.2	m A
Device Dissipation	Рт		5	120	220	± 24	mW

<sup>\*</sup>Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits. Level /3 requires pre burn-in electrical test only

TABLE IB. FINAL ELECTRICAL TESTS

	SYM-	TEST CO	NDITIONS	TEST	LIMITS FOR INDICATED TEMPERATURE (°C)							
CHARACTERISTICS STATIC Input Offset Voltage Input Offset Current Input Bias Current Quiescent Oper. Current Input Current (terminal 7) Device Dissipation DYNAMIC	BOLS	v <sub>cc</sub>	VEE	CIRCUIT				Maxim		UNITS		
	0020	166	, E.E.	(Fig.)	-55	+25	+125	-55	+25	+125	<u> </u>	
STATIC												
	V <sub>10</sub>	+6 +12	-6 -12	4				- 5	5 5	- 6	m∨	
	110	+6 +12	-6 -12	5		:		12	5 6	- 9	μΑ	
•	l <sub>1</sub>	+6 +12	-6 -12	5		-	-	130	40 80	55	μΑ	
	or 18	+6 +12	-6 -12	5	- 2.0	1 2.5	- 1.5	4.5	1.5 4.0	4.0	mΑ	
	17	+6 +12	-6 -12	5	1.0	0.5 1.0	- 0.75	- 2.5	1.0 2.1	2.0	mА	
	P <sub>T</sub>	+6 +12	-6 -12	5	120	24 120	105	230	42 220	210	m₩	
DYNAMIC												
Power Cain	Gp	V <sub>CC</sub> = +9V, DiffAmpl. (	f = 10.7 MHz Config.	7	-	28	-		-	-	dB	
Tower dam	ОР	V <sub>CC</sub> = +9V, Cascode Am	pl. Config.	6	-	16		-		-	dΒ	
Noise Figure	NF	V <sub>CC</sub> = +9V, Cascode Am	pl. Config.	6	-	-		-	9	-	dB	
Voltage Gain (Diff.)	А	V <sub>CC</sub> = +12V R <sub>L</sub> = 1.6 kΩ	, f = 1 kHz 2	8		40	-		45		dB	

### TABLE II. GROUP A ELECTRICAL SAMPLING INSPECTION


Screening Level	/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		/1 and /2		1 and /2		/1 and /2		/1 and /2		/3 and /4		/3 and /4		I								Lim	its for	Indic	cated Temp. ( <sup>O</sup> C)			
				_	_	$-T^{\dagger}$		Characteristics	Symbol	1	est Co	nditions		Test Circuit (Fig.)		Ainimu	Э	м	aximu	m .	Units																																								
Temperature (°C)	-55	+25	+125	-55	5 + t	25 +1:	25			٧	cc	٧E	E	(1 .8.)	-55	+25	+125	-55	+25	+125																																									
							1	Static																																																					
	4	1	1	1	1	1	П	Input Offset	V <sub>IO</sub>	+	6	-6		4	-	_	-	7	5	7.5	mV																																								
								Voltage	.10	+	12	-1	2		_	_	_	5	5	6	L																																								
								Input Offset	110	+		-6		5	_	_		10	5	7.5	μΑ																																								
				159	د اه	°   15	0	Current		+	12	-1	2		_	_	_	12	6	9	$\vdash$																																								
							١	Input Bias	1,	+	6	-6		5	_	_	_	70	40	35	μΑ																																								
Lot Tolerance					ı	Current		+	12	-13	2		_	_	_	130	80	55																																											
Percent Defectives (LTPD)								Quiescent Oper.	l <sub>6</sub>	+	6	-6		5	0.5	1.0	0.5	2.0	1.5	2.0	mΑ																																								
(25)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	l	Current	18	+	12	-1:	2		2.0	2.5	1.5	4.5	4.0	4.0																																														
	10%	5%	10%				١	Input Current	17	+	6	-6		5	0.5	0.5	0.35	1.5	1.0	1.2	mA																																								
		Ш					١	(terminal 7)	7	+	12	-1	2		1.0	1.0	0.75	2.5	2.1	2.0																																									
		$\  \cdot \ $						Device	Рт	+(	5	-6		5	20	24	20	45	42	45	m <b>W</b>																																								
			١	Dissipation	'	+1	12	-1	.2	١	120	120	105	230	220	210																																													
								Dynamic																																																					
		1					1			vcc	= +9\	Cas	code	6	_	35	-	-	-	-																																									
				•								ı			f = 10	.7 MH	z Diff-	Ampl	7	-	28	-	1	-	-	dВ																																			
							ı	Power Gain	GP	vcc	= +9V	Cas	code	6	-	16	-	-	-	1	aB																																								
															f = 10	0 MHz	Diff-	Ampl	7	-	14	1	-	-	1																																				
							١	Naiss Cianna	NF	vcc	= +9V	Cas	code	6	-	-	-	-	9	-	dB																																								
							١	Noise Figure	N.F	f = 10	0 MHz	Diff-	Ampl	7	-	-	-	-	9	-	ub.																																								
							١			vcc	٧ <sub>EE</sub>	Freq.	$\mathbf{R}_{\mathbf{L}}$																																																
Lot Tolerance					1		١	Voltage Gain (Differential)	A	+6	-6	kHz	2		_	35	_	_	42	_																																									
Percent Defectives		5%	}		5	1º0	ı			+ 12	-12	1	1.6	8	_	40	_	<u> </u>	45		dВ																																								
(LTPD)								Max. Peak-to-		+6	-6		2		_	7			-	T_																																									
								Peak Output Voltage	M(P-P)	+12	-12	1	1.6	8		15		Ē	Ė	-	V <sub>(P-P)</sub>																																								
							١	Common-Mode	<del> </del>	+6	-6				-	-2.5 to <sub>+ 4</sub>		_	<u> </u>	<u>-</u>																																									
									VCMR	+ 12	-12			9		to + 4 to + 7	_	_	-	_																																									
							١	Common-Mode	0112	+6	-6				_	60	-	_	-	-																																									
					1		ı	Rejection Ratio	CMR	+ 12	-12			9	_	60	-	-	_	-	dB																																								

TABLE III. GROUP B ENVIRONMENTAL SAMPLING INSPECTION

Subgroup	Test		MIL-STD-883	Lot Tolerance % Defectives		
	162(	Reference	Conditions	Levels /1,/2	Levels /3,/4	
1.	Visual and Mechanical and Marking Permanency	2008	Test Cond. B 10X mag.	10	15	
	Physical Dimensions	2008	Test Cond. A per applicable data sheet	}		
2.	Solderability	2003	ì	10	15	
3.	Thermal Shock Temperature Cycling Moisture Resistance	1011 1010 1004	Test Cond. C Test Cond. C Omit applied voltage and Initial Conditioning	10	15	
	Critical Static Parameters- See Table IIIA		l	ŀ		
4.	Mechanical Shock Vibration Faligue Vib. Var. Freq. Constant Acceleration Critical Post Tests - same as Subgroup 3	2002 2005 2007 2001	Test Cond. B, 0.5 ms. Test Cond. A Test Cond. A Test Cond. E	10	15	
5.	Lead Fatigue Fine Leak Gross Leak	2004 1014 1014	Test Cond. B2, any 5 leads Test Cond. A Test Cond. C	10	15	
6.	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	
7.	High Temp. Storage Critical Post Tests - Sub. 3 except criticize &'s	1008	Test Cond. C, 1000 hrs	7	15	
8.	Operating Life Critical Post Tests - same as Sub. 3 except criticize Δ's	1005	T <sub>A</sub> = 125° C, 1000 hrs Test Circuit - see Fig.2 Cond. B	7	10	
9.	Steady State Reverse Bias Critical Post Tests - same as Sub. 3 except criticize \( \Delta'\)s	1015	Test Cond. A, 72 hrs At T <sub>A</sub> = 150° C - see Fig.3	7	10	
10.	Bond Strength	2011	Test Cond. D	10 devices ≤ 1% def.	10 devices ≤ 1% def.	

TABLE IIIA. GROUP B ELECTRICAL CHARACTERISTICS SAMPLING TESTS (T  $_{\rm A}$  = 25°C,  $^{\rm V}_{\rm CC}$  = +12V,  $^{\rm V}_{\rm EE}$  = -12V)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	TEST CIRCUIT		LIMITS		UNITS
OHARAOT ERIOTTO	01002	1201 001121110110	1 1 201 01110011	Min.	Max.	Max.△	0,1110
Input Offset Voltage	V <sub>10</sub>		4		5	± 2	m V
Input Bias Current	I		5		80	± 8	μ <b>A</b>
Quiescent Oper. Current	I <sub>6</sub> or I <sub>8</sub>		5	2.5	4.0	± 0.4	mΑ
Input Current (term. 7)	17		5	1.0	2.1	± 0.2	mΑ
Device Dissipation	P <sub>T</sub>		5	120	220	± 24	m <b>W</b>
Power Gain	GP	V <sub>CC</sub> = +9V, f = 10.7 MHz DiffAmpl. Config.	7	28	-	± 2	dB



g. 2 - Burn-in and operating e test circuit.

Fig. 3 - Steady-state reverse bias life test circuit.




Fig. 4 - Input offset voltage test circuit.




Fig. 5 - Input offset current, input bias current, juiescent operating current and device dissipaion test circuit.




Fig. 6 - Noise figure and power gain test circuit (cascode configuration).




Fig. 7 - Noise figure and power-gain test circuit (differential amplifier configuration).





Fig. 8 - Differential voltage gain and maximum peak-topeak output voltage test circuit.



For CMR test:  $s_1$  to ground For input common-mode voltage range test:  $s_1$  to  $v_X$ Common mode rejection ratio = 20 log  $v_{DIFF}$  (RMS)


\* A = Single-ended voltage gain.

Fig. 9 - Common-mode rejection ratio and common-mode input-voltage range test circuit.

#### DIMENSIONAL OUTLINE

#### 8 LEAD PACKAGE JEDEC MO-002-AL

SYMBOL	INC	HES	NOTE	MILLIN	METERS			
	MIN.	MAX.		MIN.	MAX.			
a	.20	0 TP	2	5.88 TP				
A <sub>1</sub>	.010	.050		.26	1.27			
A <sub>2</sub>	.165	.185		4.20	4.69			
φB	.016	.019	3	.407	.482			
φB <sub>1</sub>	.125	.160		3.18	4.06			
φB <sub>2</sub>	.016	.021	3	.407	.533			
φD	.335	.370		8.51	9.39			
$\phi D_1$	.305	.335		7.75	8.50			
F <sub>1</sub>	.020	.040		.51	1.01			
j	.028	.034		.712	.863			
k	.029	.045	4	.74	1.14			
L <sub>1</sub>	.000	.050	3	.00	1.27			
L <sub>2</sub>	.250	.500	3	6.4	12.7			
L <sub>3</sub>	.500	.562	3	12.7	14.27			
α	45 <sup>0</sup>	TP		45 <sup>0</sup>				
<b>α</b> 1	00	TP		0 <sup>0</sup> TP				
N		3	6	8				
N <sub>1</sub>		3	5	3				



#### **NOTES**


- Refer to Rules for Dimensioning Axial Lead Product Qutlines.
- Leads at gauge plane within .007" (.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi$ B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$ B<sub>2</sub> applies between L<sub>2</sub> and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond .500" (12.70 mm).
- 4. Measure from Max.  $\phi$ D.
- 5.  $N_1$  is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



## **Linear Integrated Circuits**

Monolithic Silicon

CA3049T CA3102E



## **DUAL HIGH-FREQUENCY DIFFERENTIAL AMPLIFIERS**

For Low-Power Applications at Frequencies up to 500 MHz

#### Features:

- Power Gain 23 dB (typ.) at 200 MHz
- Noise Figure 4.6 dB (typ.) at 200 MHz
- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Full military-temperature-range capability- (-55°C to + 125°C) for the CA3102E and for the CA3049T

RCA-CA3049T and CA3102E\* consist of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six transistors which comprise the amplifiers are general-purpose devices which exhibit low I/f noise and a value of fT in excess of 1 GHz. These features make the CA3049T and CA3102E useful from dc to 500 MHz. Bias and load resistors have been omitted to provide maximum application flexibility.


The monolithic construction of the CA3049T and CA3102E provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual-channel applications where matched performance of the two channels is required.

The CA3102E is like the CA3049T except that it has a separate substrate connection for greater design flexibility. The CA3049T is supplied in the 12-lead TO-5 package; the CA3102E, in the 14-lead plastic dual-in-line package.

#### **Applications**


- VHF amplifiers
- VHF mixers
- Multifunction combinations RF/Mixer/Oscillator;
   Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Balanced mixers
- Synthesizers
- Balanced (push-pull) cascode amplifiers
- Sense amplifiers

<sup>\*</sup>Formerly Developmental No. TA6228.



Schematic Diagram for CA3049T

92CS-15245



Schematic Diagram for CA3102E

#### ELECTRICAL CHARACTERISTICS at TA = 25°C

Input Offset Current Input Blas Current	V <sub>10</sub>			FIG.	T	TEST CIR- CONDITIONS CA3102E LIMITS						TERISTICS
For Each Differential Amplifier Input Offset Voltage Input Offset Current Input Blas Current					MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS	FIG.
Input Offset Voltage Input Offset Current Input Blas Current												
Input Offset Current Input Blas Current												
Input Blas Current	10	i		1		0.25	5		0.25		mV	-4
Input Blas Current		13 = 10 = 2 mA		1		0.3	3		0.3		μΑ	<del> </del>
	118			1		13.5	33		13.5	33	μA	5
Temperature Coefficient Mag- nitude of input-Offset Voltage	ΔV <sub>IO</sub> I ΔΤ			1		1.1			1.1		μV/°C	4
For Each Transistor											<del></del>	
DC Forward Base-to- Emitter Voltage	∨ <sub>BE</sub>	V <sub>CE</sub> = 6 V I <sub>C</sub> = 1 mA			674	774	874		774		mV	6
Temperature Coefficient of Base-to-Emitter Voltage	ΔV <sub>BE</sub> ΔT	V <sub>CE</sub> = 6 V, I <sub>C</sub>	= 1 mA			-0.9	T		-0.9	-	mV/°C	6
Collector-Cutoff Current	СВО	VCB = 10 V, IE	= 0			0.0013	100		0.0013	100	nA.	7
Collector to Emitter	V(BR)CEO	IC = 1 mA, IB =			15	24		15	24		V	
Collector-to-Base Breakdown Voltage	V(BR)CBO	I <sub>C</sub> = 10 μA, I <sub>E</sub>	= 0		20	60		20	60		V	
Breakdown voltage	V(BR)CIO	IC = 10 μA, IB	= 0, 1 <sub>E</sub> = 0		20	60		20	60		v	
VUILAGE	V(BR)EBO	IE = 10 μA, IC	= 0		5	7		5	7		v	
DYNAMIC												
CHARACTERISTICS			- F00 O				,		T			
1/f Noise Figure (For Single Transistor)	NF	f = 100 KH <sub>3</sub> , R I <sub>C</sub> = 1 mA				1.5			1.5		dB	12
(For Single Transistor)	fT	V <sub>CE</sub> = 6 V, I <sub>C</sub>	= 5 mA			1.35			1.35		GH <sub>2</sub>	11
Collector-Base Capacitance	ССВ	1C = 0	V <sub>CB</sub> = 5V			0.28 0.15			0.28 0.28		pF pF	8
Collector-Substrate Capacitance (	CCI	1 <sub>C</sub> = 0	V <sub>CI</sub> = 5V			1.65		***	1.65		pF	8
For Each Differential Amplifier									<b></b> ,			
	CMR	13 = 19 = 2 mA				100			100		dB	
	AGC	Bias Voltage = -		2		75			75		dB	
Output	A	Bias Voltage = - f = 10 MHz		2	18	22			22		dB	9, 10
Insertion Power Gain	G <sub>p</sub>	f = 200 MHz	Cascode	3		23			23		d₿	•••
Noise Figure	NF	V <sub>CC</sub> = 12V	Cascode	3		4.6			4.6		dB	
Input Admittence	Y11	For Cascode Configuration	Cascode			1.5 + j 2.45			1.5 + j 2.45		mmho	14, 16, 18
		13 = 19 = 2 mA	Diff.Amp.			0.878 + j 1.3			0.878 + j 1.3			15, 17, 19
Reverse Transfer Admittance	Y <sub>12</sub>	For Diff. Amplifier Configuration	Cascode			0 - j 0.008			0 - j 0.008		mmho	
1	- 1	13 = 19 = 4mA	Diff.Amp.			0 - i 0.013			0 - j 0.013		}	
Forward Transfer Admittance	Y <sub>21</sub>	(each collector	Cascode			17.9 - j 30.7			17.9 - j 30.7		mmho	26, 28, 30
1	1	I <sub>C</sub> ≃ 2mA)	Diff. Amp.			- 10.5 + j 13			- 10.5 + j 13			27, 29, 31
Output Admittance	Y <sub>22</sub>		Cascode Diff.Amp.			- 0.503 - j 15 0.071 + j 0.62			- 0.503 - j 15 0.071 + j 0.62		mmho	20, 22, 24

<sup>\*</sup>Terminals 1 & 14, or 7 & 8, (CA3102E) 1 & 12 or 6 & 7 (CA3049T)

\*\*Terminals 13 & 4, or 6 & 11. (CA3102E) 10 & 11 or 4 & 5 (CA3049T)

## MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT $T_A = 25^{\circ}C$

Power Dissipation, P:	CA3049T	CA3102E
Any one transistor	300	300 mW
Total package	600	750 mW
For T <sub>A</sub> > 55°C Derate at:	5	6.67 mW/°C
Temperature Range:		
Operating	-55 to + 125	–55 to + 125 °C
Storage	-65 to + 150	–65 to + 150 °C

The following ratings apply for each transistor in the devices

Collector-to-Emitter Voltage, V <sub>CEO</sub>	15	V
Collector-to-Base Voltage, V <sub>CBO</sub>		٧
Collector-to-Substrate Voltage, V <sub>CIO</sub> *	20	٧
Emitter-to-Base Voltage, V <sub>EBO</sub>	5	V
Collector Current, I <sub>C</sub>		mΑ

<sup>\*</sup>The collector of each transistor of the CA3049T and CA3102E is isolated from the substrate by an integral diode. The substrate (terminal 9) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.




Fig.1-Static characteristics test circuit for CA3102E.





Fig. 2-AGC range and voltage gain test circuit for CA3102E.



L<sub>1</sub>, L<sub>2</sub> - Approx. 1/2 Turn #18 Tinned Copper Wire, 5/8" Dia.
 C<sub>1</sub>, C<sub>2</sub> - 15 pF Variable Capacitors (Hammarlund, MAC-15; or Equivalent)

All Capacitors in μF Unless Otherwise Indicated

All Resistors in Ohms Unless Otherwise Indicated

Fig.3-200 MHz cascode power gain and noise figure test circuit.

#### Typical Characteristics for CA3049T and CA3102E




Fig. 4-Input offset voltage vs. emitter current.




Fig. 5-Input bias current vs. emitter current.




Fig. 6-Base-to-emitter voltage vs. collector current.




Fig. 7—Collector-cutoff current vs. temperature.





Fig. 8-Capacitance vs. dc bias voltage.



DC BIAS VOLTAGE ON TERMINALS 2 AND 10-V Fig. 9-Voltage gain vs. dc bias voltage.

92CS-2080

#### Typical Characteristics for CA3049T and CA3102E (cont'd)




Fig. 11—Gain-bandwidth product vs. collector current.




Fig. 12-1/f noise figure vs. collector current.

Fig. 13-1/f noise figure vs. collector current.

#### Typical Input Admittance Characteristics for CA3049T and CA3102




Fig. 14-Input admittance (Y<sub>11</sub>) vs. frequency.




Fig. 15-Input admittance (Y 11) vs. frequency.




Fig. 16-Input admittance (Y 11) vs. collector supply voltage.




Fig. 17-Input admittance (Y<sub>11</sub>) vs. collector supply voltage.




Fig. 18-Input admittance (Y<sub>11</sub>) vs. emitter current.




Fig. 19-Input admittance (Y<sub>11</sub>) vs. emitter current.

#### Typical Output Admittance Characteristics for CA3049T and CA3102E




Fig. 20-Output admittance ( $Y_{22}$ ) vs. frequency.




Fig. 21-Output admittance (Y22) vs. frequency.




Fig. 22-Output admittance ( $Y_{22}$ ) vs. collector supply voltage.




Fig. 23-Output admittance (Y<sub>22</sub>) vs. collector supply voltage.




Fig. 24-Output admittance ( $Y_{22}$ ) vs. emitter current.




Fig. 25—Output admittance ( $Y_{22}$ ) vs. emitter current.

#### Typical Forward Transfer Characteristics for CA3049T and CA3102E




Fig. 26-Forward transfer admittance (Y21) vs. frequency.




Fig. 27-Forward transfer admittance (Y21) vs. frequency.




Fig. 28—Forward transfer admittance (Y<sub>21</sub>) vs. collector supply voltage.




Fig. 29—Forward transfer admittance (Y<sub>21</sub>) vs. collector supply voltage.




Fig. 30-Forward transfer admittance (Y21) vs. emitter current.





Fig. 31-Forward transfer admittance (Y21) vs. emitter current.

#### **DIMENSIONAL OUTLINES** 12-LEAD TO-5 PACKAGE JEDEC MO-006-AG



SYMBOL		HES	NOTE	MILLIMETERS				
	MIN.	MAX.		MIN.	MAX.			
	0.2	230	2	5.84 TP				
A <sub>1</sub>	0	0		0	0			
- A2	0.165	0.185		4.19	4.70			
ΦB	0.016	0.019	3	0.407	0.482			
φB <sub>1</sub>	0	0		0	0			
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533			
φD	0.335	0.370		8.51	9.39			
φD <sub>1</sub>	0.305	0.335		7.75	8.50			
F <sub>1</sub>	0.020	0.040		0.51	1.01			
j	0.028	0.034		0.712	0.863			
k	0.029	0.045	4	0.74	1.14			
L <sub>1</sub>	0.000	0.050	3	0.00	1.27			
L2	0.250	0.500	3	6.4	12.7			
L3	0.500	0.562	3	12.7	14.27			
α	30°	TP		30°	TP			
N	1	2	6	12				
N <sub>1</sub>		·	5	1				

#### NOTES:


- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. 


  4B applies between L<sub>1</sub> and L<sub>2</sub>. 

  4B<sub>2</sub> applies between L<sub>1</sub> and L<sub>2</sub>. 

  4B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

#### 14-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AB





SYMBOL	INC	HES	NOTE	MILLIN	METERS	
STMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155	0.200		3.94	5.08	
A1	0.020	0.050		0.51	1.27	
В	0.014	0.020		0.356	0.508	
B1	0.050	0.065		1.27	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.770		18.93	19.55	
E	0.300	0.325		7.62	8.25	
E1	0.240	0.260		6.10	6.60	
61	0.10	00 TP	2	2.54 TP		
ед	0.3	00 TP	2, 3	7.62 TP		
٦	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0.000	0.030		0.000	0.76	
а	00	150	4	00	150	
N	1	4	5		4	
N <sub>1</sub>		0	6		0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90	
S	0.065	0.090		1.66	2.28	

9255-4296RI

- NOTES: Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed. 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.



## **Linear Integrated Circuits**

CA3050 CA3051

## **Dual Differential Amplifiers**

Monolithic Silicon

The CA3050 and CA3051 each consists of two differential amplifiers with associated constant current transistors on a common substrate. Each amplifier is driven by Darlington-connected emitter follower inputs to provide high input impedance, low bias current, and low offset current. A string of diodes is included to provide temperature-compensated bias to the constant current transistors and a low impedance bias point for the inputs to the differential amplifiers when a single power supply is used.

The CA3050 is supplied in an hermetic 14-lead Dual-In-Line ceramic package rated for operation over the full military temperature range of -55°C to +125°C.

The CA3051 is supplied in a Dual-In-Line plastic package for applications requiring only a limited temperature range of  $40\,^{\circ}\text{C}$  to  $+85\,^{\circ}\text{C}.$ 





Fig.1 - Schematic diagram.

## TWO DARLINGTON-CONNECTED DIFFERENTIAL AMPLIFIERS WITH DIODE BIAS STRING



CA3050

# For Low-Power Applications at Frequencies from DC to 20 MHz



CA3051

#### **FEATURES**

• Input offset current											70 nA r	nax.
• Input bias current .											500 nA	max.
• Input offset voltage											5 mV	max.
• Input impedance											460 kΩ	typ.
• Independently accessible inputs and outputs												

#### **APPLICATIONS**

- Matched dual amplifiers
- Dual sense amplifiers
- Dual Schmitt triggers
- Dual multivibrators
- Doubly balanced detectors and modulators
- Balanced quadrature detectors
- Synthesizer mixers
- Product detectors

#### MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT TA = 25°C

	CA3050	CA3051	The following ratings apply for each transistor in the	devic	:e:
Power Dissipation, P:			Collector-to-Emitter Voltage, VCEO	15	37
Any one transistor	150	150 mW			
Total package	900	750 mW	Collector-to-Base Voltage, VCBO	20	v
			Collector-to-Substrate Voltage, VCIO	20	v
For T <sub>A</sub> > 55°C, Derate at Temperature Range:	8	6.67 mW/°C	Emitter-to-Base Voltage, VEBO		v
		•	Collector Current, I	50	mΑ
Operating	55 to +125	-40 to +85 °C			
Storage	65 to +150	-65 to +150 °C			

<sup>\*</sup> The collector of each transistor of the CA3050 and CA3051 is isolated from the substrate by an integral diode. The substrate (terminal 14) must be more negative than all col-

#### MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 3 is +5 to -2 volts.

#### MAXIMUM CURRENT RATINGS

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	-			*	*	*	*	*	*	*	*	*	*	+1 -5
2			+5 -2	*	*	*	*	*	*	*	*	*	*	+1
3				*	*	*	*	*	*	*	*		*	+3 -1
4					*	*	*	*	*	+14 -2.5 Note 3	+14 -2.5 Note 4	*	*	+20 -1
5						+2.5 -14 Note 1	+2.5 -14 Note 1	+10 -10	+1 -20	*	*	*	*	+16
6							.*	+14 -2.5 Note 2	*	*	*	*	*	+20 -1
7								+14 -2.5 Note 2	*	*	*	*	*	+20 -1
8									+1 -20	*	*		*	+16
9										+20 -1	+20	*	*	+20 -1
10											+10	+2.5 -14 Note 3	*	+16
11												+2.5 • -14 Note 4	*	+16
12														+20 -1
13														+1 -5
14														Ref. Sub- strate

CURRE	CURRENT RATING											
TERM- INAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub>										
1	5	0.1										
2	50	50										
3	50	1										
4	50	1										
5	5	0.1										
6	50	1										
7	50	1										
8	5	0.1										
9	50	1										
10	5	0.1										
11	5	0.1										
12	50	1										
13	5	0.1										
14	100	5										

lectors to maintain isolation between transistors and to provide for normal transistor action.

Note 1: This rating is important only when terminal 5 is more positive than terminal 8.

Note 2: This rating is important only when terminal 8 is more positive than terminal 5.

Note 3: This rating is important only when terminal 10 is more positive than terminal 11.

Note 4: This rating is important only when terminal 11 is more positive than terminal 10.

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

## ELECTRICAL CHARACTERISTICS of $T_A = 25$ °C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIR- CUIT	CA3	LIMITS 050/CA3	8051	UNITS	TYPICAL CHARAC- TERISTICS CURVES
			FIG.	MIN.	TYP.	MAX.		FIG.
STATIC								
Amplifier Characteristics								
Input Offset Voltage	V <sub>10</sub>		-	-	1.5	5	mV	2a,b
Input Offset Current	10		-		7	70	nA	3a,b
Input Bias Current	11		-	-	200	500	nA	4a,b
Quiescent Operating Current Ratio	(I <sub>4</sub> +I <sub>12</sub> ) or (I <sub>6</sub> +I <sub>7</sub> ) I <sub>3</sub>	V <sub>CC</sub> = + 6 V, 13 = 2 mA		0.9	1.00	1.13	_	5a,b
DC Forward Base-to-Emitter Voltage	V <sub>BE</sub>	$V_{CE} = 3 V $ $\begin{cases} 1_{C} = 50 \mu\text{A} \\ 1 \text{ mA} \\ 3 \text{ mA} \\ 10 \text{ mA} \end{cases}$		- - -	0.645 0.725 0.760 0.805	0.700 0.800 0.850 0.900	٧	6
Temperature Coefficient of Base-to- Emitter Voltage	△V <sub>BE</sub>	$V_{CE} = 3 \text{ V, } I_{C} = 1 \text{ mA}$	-	-	-1.9	-	mV/ºC	7
Transistor Characteristics								
Collector-Cutoff Current	ICBO	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	-	-	0.002	100	nA	8
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CE0</sub>		-	15	24	-	٧	-
Collector-to-Base Breakdown Voltage	V <sub>(BR)CB0</sub>		-	20	60	-	٧	
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_C = 10  \mu A, I_{Cl} = 0$	-	20	60	ı	٧	-
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EB0</sub>	$I_E = 10  \mu A, I_C = 0$	-	5	7	1	٧	_
DYNAMIC								
Transistor Characteristics								
Emitter-to-Base Capacitance	C <sub>EB</sub>	V <sub>EB</sub> = 3 V, I <sub>E</sub> = 0		-	0.78		pF	9
Collector-to-Base Capacitance	C <sub>CB</sub>	$V_{CB} = 3 V, I_C = 0$	-	-	0.47	•	pF	9
Collector-to-Substrate Capacitance	CCI	$V_{CS} = 3 V, I_{C} = 0$		-	1.92	-	pF	9
Amplifier Characteristics								
Gain-Bandwidth Product (For Single Transistor)	f <sub>T</sub>	V <sub>CE</sub> = 5 V, I <sub>C</sub> = 3 mA	-	-	600	1	MHz	10
Forward Transadmittance (With single-ended input and output)	y <sub>21</sub>	$V_{CC} = 10 \text{ V}, I_3 = 2 \text{ mA}$ f = 1 MHz	11	7	9	11	mmho	11
Bandwidth at -3 dB Point	BW	$V_{CC} = 10 \text{ V}, I_3 = 2 \text{ mA}$	11	-	4.3	-	MHz	11
Input Impedance	Z <sub>IN</sub>	V <sub>CC</sub> = 10 V, I <sub>3</sub> = 2 mA f = 1 KHz	12	_	460	-	kΩ	12
Output Impedance	Z <sub>OUT</sub>	I <sub>3</sub> = 2 mA, f = 1 KHz	13	-	170	-	kΩ	13
Common-Mode Rejection Ratio	CMR	I <sub>3</sub> = 2 mA, f = 1 KHz	-	-	65	-	dΒ	_
AGC Range	AGC	I <sub>3</sub> = 2 mA, f = 1 KHz Terminal No.3 Grounded	11	-	60	-	dB	-

#### TYPICAL STATIC CHARACTERISTICS




Fig.2(a) - Typical input offset voltage vs quiescent bias current.




Fig.3(a) - Typical input offset current vs quiescent bias current.




Fig.4(a) - Typical quiescent bias current vs input bias current.




Fig.2(b) - Typical input offset voltage vs ambient temperature.




Fig.3(b) - Typical input offset current vs ambient temperature.




Fig.4(b) - Typical normalized input bias current vs ambient temperature.

#### STATIC CHARACTERISTICS




Fig.5(a) - Typical quiescent operating current ratio vs quiescent bias current.




Fig.6 - Typical static base-to-emitter voltage characteristic vs emitter current for all transistors and forward diode voltage drops.




Fig.5(b) - Typical quiescent operating current ratio vs ambient temperature.




Fig.7 - Typical base-to-emitter voltage characteristic vs ambient temperature for each transistor.




Fig.8 - Typical collector-to-base cutoff current vs ambient temperature for each transistor.

#### DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.9 - Typical capacitance for each transistor.





Fig.11(a) - Test circuit for forward transadmittance, -3 dB bandwidth, and AGC range.



 $v_{\text{EE}}$ -ADJUST FOR I3 = 2mA 92CS-15425 Fig.12(a) - Test circuit for input impedance.




Fig.10 - Typical gain-bandwidth product (fT) for each transistor vs emitter current.




Fig.11(b) - Typical differential amplifier forward transadmittance with single-ended output vs frequency.




Fig.12(b) - Typical input impedance vs frequency with output short-circuited.

## DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.13(a) - Test circuit for output impedance.






Fig.13(b) - Typical output impedance vs frequency with input short-circuited.

#### **DIMENSIONAL OUTLINE CA3050**

14-Lead Dual In-Line Ceramic Package JEDEC TO-116





SYMBOL	IN	CHES	NOTE	MILLIMETERS			
STMBUL	MIN.	MAX.	NOIE	MIN.	MAX.		
Α	0.120	0.160		3.06	4.06		
A <sub>1</sub>	0.020	0.065		0.51	1.65		
В	0.014	0.020		0.356	0.508		
B1	0.050	0.065		1.27	1.66		
С	0.008	0.012		0.204	0.304		
D	0.745	0.770		18.93	19.55		
E	0.300	0.325		7.62	8.25		
E1	0.240	0.260		6.10	6.60		
<b>0</b> 1	0.10	00 TP	2	2.54 TP			
•A	0.30	00 TP	2, 3	7.6	2 TP		
L	0.125	0.150		3.18	3.81		
L <sub>2</sub>	0.000	0.030		0.000	0.76		
a	00	150	4	00	150		
N	1	4	5	1	14		
N <sub>1</sub>		0	6		0		
Q1	0.050	0.085		1.27	2.15		
s	0.065	0.090		1.66	2.28		


#### NOTES


- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit
- 4. α applies to spread leads prior to install
- 5. N is the maximum quantity of lead positions.

9255-4411RI

#### **DIMENSIONAL OUTLINE CA3051**

14-Lead Dual In-Line Plastic Package JEDEC TO-116





SYMBOL	INC	HES	NOTE	MILLIN	METERS		
SYMBOL	MIN.	MAX.	NOTE	MIN. MAX.			
Α	0.155	0.200		3.94	5.08		
A1	0.020	0.050		0.51	1.27		
В	0.014	0.020		0.356	0.508		
B <sub>1</sub>	0.050	0.065		1.27	1.65		
С	0.008	0.012		0.204	0.304		
D	0.745	0.770		18.93	19.55		
E	0.300	0.325		7.62	8.25		
E1	0.240	0.260		6.10	6.60		
<b>0</b> 1	0.10	00 TP	2	2.54 TP			
•A	0.3	00 TP	2, 3	7.62 TP			
L	0.125	0.150		3.18	3.81		
L2	0.000	0.030		0.000	0.76		
a	00	150	4	00	150		
N	1	4	5		14		
N <sub>1</sub>		0	6		0		
Q1	0.040	0.075		1.02	1.90		
S	0.065	0.090		1.66	2.28		

#### NOTES


- 2. Leads within 0.005" (0.12 mm) radius of True Position (TP)
- 3. eg applies in zone L2 when unit installed
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead posit



## **Linear Integrated Circuits**

Monolithic Silicon

CA3058,CA3059,CA3079



## **Zero-Voltage Switches**

For 50/60 and 400 Hz Thyristor Control Applications

Features	CA3058_	CA3059	CA3079	1
■ 24V, 120V, 208/230V, 277V at 50 60, or 400 Hz operation	_/	_/	\ \	
■ Differential Input	√	✓	✓	
Low Balance Input Current (max.) -μA	1	1	2	1
■ Built-in Protection Circuit for				1
opened or shorted sensor (Term. 14)	<b>│</b> √	√	1	1
■ Sensor Range (R <sub>X</sub> ) - kΩ	2 to 100	2 to 100	2 to 50	١.
■ DC Mode (Term 12)	✓			
External Trigger (Term. 6)	√	1 🗸	1	
External Inhibit (Term. 1)	[ √	<b>│</b>		'
DC Supply Volts (max.)	14	14	10	ł
■ Operating Temperature Range - °C	-55 to	-40 to	-40 to	l
	125	85	85	ı

RCA CA3058, CA3059, and CA3079 zero-voltage switches are monolithic silicon integrated circuits designed to control a thyristor in a variety of AC power switching applications for AC input voltages of 24 V, 120 V, 208/230 V, and 277 V at 50/60 and 400 Hz. Each of the zero-voltage switches incorporates 4, functional blocks'(See Fig. 2) as follows:

- Limiter-Power Supply - Permits operation directly from an AC line.
- Differential On/Off Sensing Amplifier - Tests the condition of external sensors or command signals. Hysteresis or proportional-control capability may easily be implemented in this section.
- Zero-Crossing Detector - Synchronizes the output pulses
  of the circuit at the time when the AC cycle is at zero
  voltage point; thereby eliminating radio-frequency interference (RFI) when used with resistive loads.
- Triac Gating Circuit - Provides high-current pulses to the gate of the power controlling thyristor.

In addition, the CA3058 and CA3059 provide the following important auxiliary functions (See Fig. 2):

- 1. A built-in protection circuit that may be actuated to remove drive from the triac if the sensor opens or shorts,
- 2. Thyristor firing may be inhibited through the action of an internal diode gate connected to Terminal 1.
- 3. High-power dc comparator operation is provided by overriding the action of the zero-crossing detector. This is accomplished by connecting Terminal 12 to Terminal 7. Gate current to the thyristor is continuous when Terminal 13 is positive with respect to Terminal 9.

For an explanation of these functions see Operating Considerations, page 8. For detailed application information, see companion Application Notes, ICAN-6158 (formerly ICAN-4158) "Applications of the RCA-CA3058 or RCA-CA3059 Zero-Voltage Switch in Thyristor Circuits" and ICAN-6268

"Applications and Extended Operating Characteristics for the RCA-CA3059 IC Zero-Voltage Switch".

The CA3058 is designed to operate over the full military temperature range of -55°C to +125°C and is supplied in a hermetic 14-lead dual-in-line ceramic package. Types CA3059 and CA3079 are designed to operate over the temperature range of -40°C to +85°C and are supplied in 14-lead dual-in-line plastic packages.

#### **Applications**

- Relay control Heater control Photosensitive control
- Valve control
   Lamp control
   Power one-shot control
- Synchronous switching of flashing lights
- On-off motor switching
- Differential comparator with self-contained power supply for industrial applications

MAXIMUM RATINGS, Absolute Maximum Values, at	TA = 25	оc
DC Supply Voltage (between Terms, 2 and 7):		
CA3058, CA3059	14	V
CA3079	10	V
DC Supply Voltage (between Terms, 2 and 8):		
CA3058, CA3059	14	V
CA3079	10	V
Peak Supply Current (Terms. 5 and 7)	±50	mA
Output Pulse Current (Term. 4)	150	mΑ
Power Dissipation:		
Up to T <sub>A</sub> = 75°C CA3058	700	mW
Up to TA = 55°C CA3059, CA3079	700	mW
Above T <sub>A</sub> = 75°C CA3058 Derate Line	early 8	nW/ºC
Above T <sub>A</sub> = 55°C - CA3059, CA3079 Derate linear	ly 6.67 r	nW/ºC
Ambient Temperature Range: Operating		
040000	55 to +1	125 °C
		0

-40 to +85 °C

-65 to +150°C

CA3059, CA3079 .....

MAXIMUM





Fig.1—Schematic diagram of zero-voltage switches CA3058, CA3059 and CA3079. For functional block diagram see Fig. 2.

MAXIMU	MAXIMUM VOLTAGE RATINGS of TA = 25°C											CURREN RATING:					
TERM- INAL NO.	1 Note 3	2	3	4	5 Note	6 Note	7	8	9	10	11	12 Note	13	14 Note: 2,3	This chart gives the range of voltages which can be applied to the terminals	I <sub>IN</sub> mA	I <sub>OUT</sub>
Note 3		٠	٠	٠	*	15 0	10 -2	*	*	*	٠	*	*	*	listed horizontally with respect to the terminals listed vertically. For example,	10	0.1
2			0 -15	0 -15	2 -14	0 -14	0 ▲ -14	0 ▲ -14	0 -14	0 -14	0 -14	*	0 -14	0 -14	the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2 to -10 volts.	150	10
3				0 -15	*	*	*	*	*	*	*	*	*	٠	Note 1 - Resistance should be inserted	*	*
4					*	2 -10	*	*	*	*	*	*	*	*	between Term. 5 and external supply or line voltage for limiting current into Term. 5 to less than 50 mA.	0.1	150
5 Note 1						*	7 -7	*	*	.*	*	*	*	*	Note 2 – Resistance should be inserted	50	10
6 Note 3							14 0	*	*	*	*	*	*	*	between Term, 14 and external supply for limiting current into Term, 14 to	*	*
7								*	14 0	*	20 0	2.5 -2.5	14 0	6 -6	less than 2 mA.	*	*
8									10 0	*	*	*	*	*	NOTE 3: For the CA3079 indicated terminal is internally connected and therefore,	0.1	2
9										*	*	*	*	*	should not be used.	*	*
10											*	•	*	*		*	*
11												*	*	*	▲For CA3079 (0 to-10V)	*	*
12 Note 3													*	*	*Voltages are not normally applied between these terminals; however, voltages appear –		50
13														٠	ing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.	·	*
14 Note 3													L		terminars are not exceeded.	2	2



AC Input Voltage	Input Series	Dissipation Rating
(50/60 or 400 Hz)	Resistor (R <sub>S</sub> )	for R <sub>S</sub>
V AC	k Ω	W
24	2	0.5
120	10	2
208/230	20	4
277	25	5

#### NOTE:

Circuitry, within shaded areas, not included in CA3079

- See chart above
- ▲ IC = Internal Connection - DO NOT USE (Terminal Restriction applies only to CA3079).

Fig.2—Functional block diagrams of the zero-voltage switches CA3058, CA3059 and CA3079. For schematic diagram see Fig. 1.




Fig.3a—DC supply voltage test circuit for CA3058, CA3059 and CA3079.




Fig.3b—DC supply voltage vs. T<sub>A</sub> for CA3058, CA3059 and CA3079




Fig.3c—DC supply voltage vs. external load current for CA3058. CA3059 and CA3079.




Fig.4—Gate trigger current vs. gate trigger voltage for CA3058, CA3059 and CA3079.

## ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise) All voltages are measured with respect to Terminal 7.

			TEST CONDITIONS					
CHARACTERISTIC	SYMBOL	CIRCUIT	T <sub>A</sub> = 25°C (Unless Indicated Otherwise)	Typical Charac- teristics Curves	LIMITS			UNITS
		Fig. No.		Fig. No.	Min.	Тур.	Max.	
For Operating at 120V rms, 50-6	60 Hz (AC L	ine Voltage	·)•					
DC Supply Voltage: Inhibit Mode								
At 50/60 Hz			$R_S = 10 k \Omega, I_L = 0$	3b	6.1	6.5	7	V
At 400 Hz			$R_S = 10 k \Omega, I_L = 0$		-	6.8	_	V
At 50/60 Hz	1		$R_S = 5 k \Omega$ , $I_L = 2 mA$	3с	-	6.4	-	V
Pulse Mode								
At 50/60 Hz	٧s	3a	R <sub>S</sub> = 10 k Ω, I <sub>L</sub> = 0	3b	6	6.4	7	
At 400 Hz	-		R <sub>S</sub> = 10 k Ω, I <sub>L</sub> = 0	_	'	6.7		V
At 50/60 Hz At 50/60 Hz (CA3059)	1 1		R <sub>S</sub> = 5 k Ω, I <sub>L</sub> = 2 mA	3c	-	6.3	<del>-</del>	V
At 50/60 HZ (CA3058)			R <sub>S</sub> = 10 k Ω, I <sub>L</sub> = 0 T <sub>A</sub> =-55 to 125°C	-	5.5	_	7.5	V
Gate Trigger Current	IGT (4)	5a	Terms 3 and 2 connected, V <sub>GT</sub> =1V	4	-	105		mA
Peak Output Current (Pulsed): With Internal Power Supply			Term. 3 open, Gate Trigger Voltage (VGT) = 0	5b	50	84	_	mA
	IOM(4)	5a	Terms.3 and 2 connected, Gate Trigger Voltage (VGT) = 0	5b	90	124	_	mA
With External Power Supply			Term. 3 open, V + = 12V, V <sub>GT</sub> = 0	6b, c	-	170		mA
	IOM(4)	6a	Terms 3 and 2 connected V + = 12V, VGT = 0	6b,c	_	240	_	mA
Inhibit Input Ratio: All Types	V9/V2	7a	Voltage Ratio of Term. 9 to 2	7b	0.465	0.485	0.520	-
CA3058			T <sub>A</sub> = -55 to 125°C		0.450	-	0.520	
Total Gate Pulse Duration: * For positive dv/dt 50-60 Hz	tp	8a	CEXT = 0	8b	70	100	140	μs
400 Hz	tp	- 00	CEXT = 0, REXT = ∞	8d	-	12		μs
For negative dv/dt 50-60 Hz	t <sub>N</sub>	8a	CEXT = 0	8b	70	100	140	μs
400 Hz	tN		C <sub>EXT</sub> = 0, R <sub>EXT</sub> = ∞	8d	-	10	-	μs
Pulse Duration After Zero Crossing (50-60Hz):								·
For positive dv/dt	tP1	8a	C <sub>EXT</sub> = 0	8c	-	50		μs
For negative dv/dt	t <sub>N1</sub>	8a	REXT = ∞	8c		60		μs
Output Leakage Current Inhibit Mode:								
All Types	14	-		9	-	0.001	10	μΑ
CA3058			T <sub>A</sub> = -55 to 125°C		-	-	20	μΑ
Input Bias Current: CA3058, CA3059,	i i	10			_	220	1000	nA
CA3079	ļ					220	2000	nA
Common-Mode Input Voltage Range	VCMR		Terms. 9 and 13 connected		_	1.5 to 5	_	٧
Sensitivity ≠ (Pulse Mode)	ΔV13	5a	Term. 12 open	12	-	6	-	<sub>.</sub> mV

<sup>#</sup>Required voltage change at Term.13 to either turn OFF the triac when ON or turn ON the triac when OFF.

<sup>\*</sup>Pulse duration in 50 Hz applications is approximately 15% longer than shown in Fig. 8b

The values given in the Electrical Characteristics Chart at 120V also apply for operation at input voltages of 24V, 208/230V, and 277V, except for Pulse Duration. However, the series resistor (Rg) must have the indicated value, shown in the chart in Fig. 2, for the specified input voltage.




Fig.5a—Peak output (pulsed) and gate trigger current with internal power supply test circuit for CA3058, CA3059 and CA3079.




Fig.6a—Peak output current (pulsed) with external power supply test circuit for CA3058 and CA3059.




Fig.6b-I<sub>OM</sub> vs. external power supply voltage for CA3058 and CA3059.




Fig.5b-I<sub>OM</sub> vs. T<sub>A</sub> for CA3058, CA3059 and CA3079.




Fig.6c-I<sub>OM</sub> with external power supply vs. T<sub>A</sub> for CA3058 and CA3059.




Fig.7a—Input inhibit ratio test circuit for CA3058, CA3059 and CA3079.




Fig.8a—Gate pulse duration test circuit with associated waveform for CA3058, CA3059 and CA3079.




Fig.8c—Pulse duration after zero crossing vs. external capacitance for CA3058, CA3059 and CA3079.




Fig.7b—Input inhibit voltage ratio vs. T<sub>A</sub> for CA3058, CA3059 and CA3079.




Fig.8b—Total gate pulse duration vs. external capacitance for CA3058, CA3059 and CA3079.




Fig.8d—Total gate pulse duration vs. external resistance for CA3058 and CA3059.




Fig.9-Output leakage current (inhibit mode) vs. TA for CA3058, CA3059 and CA3079.







Fig.10-Input bias current test circuit for CA3058, CA3059 and CA3079.





0.02






Fig.11—Relative pulse width and location of zero-voltage crossing for 220-volt operation for CA3058, CA3059 and CA3079.

FREQUENCY

50 Hz TNI (FOR NEGA-

tp (FOR POSI-

TIVE dv/dt)

9205-18069


CURVE AB

> С 50 Hz)

> D 60 Hz)

0.06

EXTERNAL CAPACITANCE-#F






Fig.13—Operating regions for built-in protection circuit for CA3058 and CA3059.

#### OPERATING CONSIDERATIONS

#### Power Supply Considerations for CA3058, CA3059 and CA3079

The CA3058, CA3059 and CA3079 are intended for operation as self-powered circuits with the power supplied from an AC line through a dropping resistor. The internal supply is designed to allow for some current to be drawn by the auxiliary power circuits. Typical power supply characteristics are given in Figs. 3b and 3c.

#### Power Supply Considerations for CA3058 and CA3059

The output current available from the internal supply may not be adequate for higher power applications. In such applications an external power supply with a higher voltage should be used with a resulting increase in the output level. (See Fig. 5 for the peak output current characteristics). When an external power supply is used, Terminal 5 should be connected to Terminal 7 and the synchronizing voltage applied to Terminal 12 as illustrated in Fig. 5a.

#### Operation of Built-in Protection for the CA3058, CA3059

A special feature of the CA3058 and CA3059 is the inclusion of a protection circuit which, when connected, removes power from the load if the sensor either shorts or opens. The protection circuit is activated by connecting Terminal 14 to Terminal 13 as shown in Fig. 2. To assure proper operation of the protection circuit the following conditions should be observed:

- 1. Use the internal supply and limit the external load current to 2mA with a 5k  $\Omega$  dropping resistor.
- 2. Set the value of Rp and senso\* resistance (Rx) between 2k  $\Omega$  and 100k  $\Omega.$

 The ratio of R<sub>X</sub> to Rp, typically, should be greater than 0.33 and less than 3. If either of these ratios is not met with an unmodified sensor over the entire anticipated temperature range, then either a series of shunt resistor must be added to avoid undesired activation of the circuit.

If operation of the protection circuit is desired under conditions other than those specified above, then apply the data given in Fig. 13.

#### External Inhibit Function for the CA3058 and CA3059


A priority inhibit command may be applied to Terminal 1. The presence of at least + 1.2V at 10  $\mu$ A will remove drive from the thyristor. This required level is compatible with DTL or  $T^2$ L logic. A logical 1 activates the inhibit function.

#### DC Gate Current Mode for the CA3058 and CA3059

Connecting Terminals 7 and 12 disables the zero-crossing detector and permits the flow of gate current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. Care must be exercised to avoid overloading the internal power supply when operating in this mode. A sensitive gate thyristor should be used with a resistor placed between Terminal 4 and the gate in order to limit the gate current.

Companion Application Notes, ICAN-6168 and ICAN-6268 provide detailed descriptions of the circuit operation and include many useful control applications for the zero-voltage switches.

#### DIMENSIONAL OUTLINES 14-Lead Dual-In-Line Ceramic Package JEDEC MO-001-AD



#### Note:

The starred items differ for the 14-lead Dual-In-Line Plastic Package (JEDEC MO-001-AB) as follows:

Α	.155	.200	3.94	5.08
A1		.050		1.27
Q1	.040	.075	1.02	1.90


#### NOTES

- Refer to Rules for Dimensioning Axial Lead Product Outl
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit
- 3. eg applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positio6. N<sub>1</sub> is the quantity of allowable missing lead



## **Linear Integrated Circuits**

CA3094T, CA3094AT, CA3094BT CA3094S, CA3094AS, CA3094BS



## **Programmable Amplifier**

Power Switch / CA3094T: For Operation Up to 24 Volt CA3094AT: For Operation Up to 36 Volt CA3094BT: For Operation Up to 44 Volt

For Control & General-Purpose Applications

#### Features:

- Designed for single or dual power supply
- Programmable: strobing, gating, squelching, AGC capabilities
- Can deliver 3 watts (avg.) or 10 W (peak) to external load (in switching mode)
- High-power, single-ended class A amplifier will deliver power output of 0.6 watt (1.6 W device dissipation)
- Total harmonic distortion (THD) @ 0.6 W in class A operation 1.4% tvp.
- High current-handling capability 100 mA (avg.), 300 mA (peak)
  - Sensitivity controlled by varying bias current
  - Output: "sink" or "drive" capability

#### APPLICATIONS:

- Error-signal detector: temperature control with thermisto sensor; speed control for shunt wound dc motor
  - Over-current, over-voltage, over-temperature protectors
- Dual-tracking power supply with RCA-CA3085
- Wide-frequency-range oscillator Analog timer
- Level detector Alarm systems Voltage follower
- Ramp-voltage generator High-power comparator
- Ground-fault interrupter (GFI) circuits

The CA3094T<sup>♠</sup> is a differential-input power-control switch/amplifier with auxiliary circuit features for ease of programmability. For example, an error or unbalance signal can be amplified by the CA3094T to provide an on-off signal or proportional-control output signal up to 100 mA. This signal is sufficient to directly drive high-current thyristors, relays, dc loads, or power transistors. The CA3094T has the generic characteristics of the RCA-CA3080 operational amplifier directly coupled to an integral Darlington power transistor capable of sinking or driving currents up to 100 mA.


The gain of the differential input stage is proportional to the amplifier bias current (IABC), permitting programmable variation of the integrated circuit sensitivity with either digital and/or analog programming signals. For example, at an IABC of 100  $\mu$ A, a one-millivolt change at the input will change the output from 0 to 100 mA (typical).

The CA3094T, CA3094AT, and CA3094BT utilize the 8-lead TO-5 package and differ only in supply-voltage rating. The CA3094T is intended for operation up to 24 volts and is especially useful for timing circuits, in automotive equipment, and in other applications where operation up to 24 volts is a primary design requirement (see Figs. 27, 28 and 29 in Applications Section). The CA3094AT and CA3094BT are like the CA3094T but are intended for operation up to 36 and 44 volts, respectively (single or dual supply).

Application Note ICAN-6668 describes the rudiments of Operational Transconductance Amplifiers (OTA's).

The CA3094T, CA3094AT, or CA3094BT can also be supplied on special request with formed leads as the CA3094S, CA3094AS, CA3094BS. This lead configuration conforms to that of the 8-lead dual-in-line (Mini-Dip) package. For terminal arrangements, see dimensional outlines on page 12.

▲ Formerly Developmental No. TA6330.



Terminal Connections (Bottom View, Terminal End)

APPLICATION NOTE ICAN-6048 GIVES DETAILED APPLICATION INFORMATION FOR THE CA3094T, CA3094AT, AND CA3094BT.

MAXIMIM	RATINGS	Absolute-Maximum	Values:

	CA3094T	<b>CA3094AT</b>	CA3094BT	
DC Supply Voltage:				
Dual Supply	± 12 V	± 18 V	± 22 V	٧
Single Supply	24 V	36 V	44 V	V
DC Differential Input Voltage				
(Terminals 2 and 3)		± 5*		– v
DC Common-Mode Input Voltage	Pi	n $4 \le Pins 2 & 3 \le P$	Pin 7	
Peak Input Signal Current				
(Terminals 2 and 3)		± 1		— mA
Peak Amplifier Bias Current				
(Terminal 5)		2		mA
Output Current:				
Peak		<del> 300</del>		— mA
Average		100		— mA
Device Dissipation:				
Up to $T_A = 55^{\circ}C$ :				
Without heat sink		<del></del> 630 <del></del>		— mW
With heat sink		<del></del> 1.6 <del></del>		– w
Above T <sub>A</sub> = 55°C:				
Without heat sink derate linearly		6.67		— mW/ºC
With heat sink derate linearly		— 16.7 <del>—</del>		— mW/ºC
Thermal Resistance				
(Junction to Air)		140		oc/w
Ambient Temperature Range:				
Operating				— оС
Storage	<del></del>	— -65 to +150		— °С
Lead Temperature (During Soldering):				
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)				
from case for 10 s max.		+ 300		oC

<sup>\*</sup>Exceeding this voltage rating will not damage the device unless the peak input signal current (1 mA) is also exceeded.




Fig. 1-Schematic diagram of CA3094T.

## ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ For Equipment Design

			TEST CONDITIONS			LIMIT	LIMITS			
CHARACTERISTIC	SYMBOL	Test Circuit Fig. No.	Single Supply V <sup>+</sup> = 30 V  Dual Supply V <sup>+</sup> = 15 V,  V <sup>-</sup> = 15 V  IABC = 100 µA  Unless Otherwise  Specified	Char. Curves Fig. No.	Min.	Тур.	Max.	UNITS		
INPUT PARAMETERS										
Input Offset Voltage	Vio	17	T <sub>A</sub> = 25°C T <sub>A</sub> = 0 to 70°C	2	- -	0.4 -	5 7	mV mV		
Input-Offset-Voltage Change	Δνιο		Change in V <sub>IO</sub> Between I <sub>ABC</sub> = 100 $\mu$ A and I <sub>ABC</sub> = 5 $\mu$ A		_	1	8	mV		
Input Offset Current	40	18	T <sub>A</sub> = 25°C T <sub>A</sub> = 0 to 70°C	3	_	0.02	0.2 0.3	μA μA		
Input Bias Current	l <sub>l</sub>	19	T <sub>A</sub> = 25°C T <sub>A</sub> = 0 to 70°C	4	_	0.2	0.50 0.70	μA μA		
Device Dissipation	PD	18	I <sub>out</sub> = 0	5, 6	8	10	12	mW		
Common-Mode Rejection Ratio	CMRR	20			70	110	_	dB		
Common-Mode Input—			V <sup>+</sup> = 30 V High 7	27 1.0	28.8 0.5		V V			
Voltage Range	VCMR	20	V+ = 15 V V- = 15 V	7	+12	+13.8	_	٧		
Unity Gain-Bandwidth			I <sub>C</sub> = 7.5 mA V <sub>CE</sub> = 15 V I <sub>ABC</sub> = 500 μA		-14	-14.5 30	-	MHz		
Open-Loop Bandwidth At —3 dB Point	BWOL		IC = 7.5 mA VCE = 15 V IABC = 500 μA	12	-	4	_	kHz		
Total Harmonic Distortion (Class A Operation)	THD		P <sub>D</sub> = 220 mW P <sub>D</sub> = 600 mW		-	0.4 1.4	_	%		
Amplifier Bias Voltage (Terminal (No.5 to Terminal No.4)	VABC				_	0.68	_	V		
Input Offset Voltage Temperature Coefficient	Δνιο/Δτ				_	4	_	μ <b>ν/</b> •c		
Power-Supply Rejection	Δνιο/Δν	17				15	150	μν/ν		
1/F Noise Voltage	EN	21	f = 10 Hz I <sub>ABC</sub> = 50 μA	8	_	18	-	η√√Hz		
1/F Noise Current	IN	21	f = 10 Hz I <sub>ABC</sub> = 50 μA	9	_	1.8	ı	pA∦Hz		
Differential Input Resistance	Rį		ΙΑΒC = 20 μΑ		0.50	1	_	МΩ		
Differential Input Capacitance	CI		f = 1 MHz V <sup>+</sup> = 30 V		-	2.6	_	pF		

## ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C For Equipment Design

	·	TEST CONDITIONS			LIMITS			
CHARACTERISTIC	SYMBOL	Test Circuit Fig. No.	Single Supply V <sup>+</sup> = 30 V Dual Supply V <sup>+</sup> = 15 V, V <sup>-</sup> = 15 V I <sub>ABC</sub> = 100 µA Unless Otherwise Specified	Char. Curves Fig. No.	Min.	Тур.	Max.	UNITS
OUTPUT PARAMETERS (Differential Input Voltage = 1V)								
Peak Output Voltage:								
(Terminal No. 6)			V <sup>+</sup> = 30 V					
With Q13 "ON"	V+OM		$R_L = 2 k\Omega$ to ground		26	27	_	V
With Q13 "OFF"	V-OM				_	0.01	0.05	V
Peak Output Voltage:			V <sup>+</sup> = +15 V, V <sup>-</sup> = -15 V				0.5	
(Terminal No. 6)			·					
Positive	V+OM		$R_L = 2 k\Omega$ to $-15 V$		+11	+12	-	V
Negative	V-OM					-14.99	-14.95	V
Peak Output Voltage:			144 0014					
(Terminal No. 8)	V+OM		V <sup>+</sup> = 30 V		00.05	00.00		V
With Q13 "ON" With Q13 "OFF"	V+OM V-OM		RL = $2 k\Omega$ to $30 V$		29.95	29.99 0.040	-	V
Peak Output Voltage:	V OW					0.040		
(Terminal No. 8)	'	· ·	V <sup>+</sup> = 15 V, V <sup>-</sup> = - 15 V					
Positive	V+OM	'	$R_1 = 2 k\Omega \text{ to} + 15 V$		+14.95	+14.99	_	V
Negative	V-OM	'	116 2 10 10 1		-14.55	14.96		v
Collector-to-Emitter	V 0		V <sup>+</sup> = 30 V			11.00		
Saturation Voltage	VCE(sat)		IC = 50 mA	10	_	0.17	0.80	V
(Terminal No. 8)	OE(sat)		Terminal No.6 grounded		_	0.17	0.00	•
Output Leakage Current								
(Terminal No. 6 to			V <sup>+</sup> = 30 V		_	2	10	μΑ
Terminal No. 4)								
Composite Small-Signal			V+ = 30 V					
Current Transfer Ratio (Beta)	h <sub>fe</sub>		V <sub>CE</sub> = 5 V	11	16,000	100,000	_	
(Q <sub>12</sub> and Q <sub>13</sub> )			IC = 50 mA		·	·		
Output Capacitance:			f = 1 MHz					
Terminal No. 6	CO		All Remaining		-	5.5	-	рF
Terminal No. 8			Terminals Tied to		_	17	-	pF
			Terminal No. 4					
TRANSFER PARAMETERS								
			V+ = 30 V		20,000	100,000	_	V/V
Voltage Gain	Α		ΙΑΒC = 100 μΑ		,	,		,
		22	$\Delta V_{out} = 20 V$ R <sub>L</sub> = 2 k $\Omega$	12	86	100	_	dB
Forward Transconductance			-	10	4677	0000	0750	
To Terminal No. 1	9m			13	1650	2200	2750	μmhos
Slew Rate:								
Open Loop:								
Positive Slope		23	Ι <sub>ΑΒC</sub> = 500 μΑ	14	_	500	-	V/μs
Negative Slope			$R_L = 2 k\Omega$	,,,		50		V/μs
Unity Gain			I <sub>ABC</sub> = 500 μA					
(Non-Inverting,		24	$R_1 = 2 k\Omega$	15	_	0.7	-	V/μs
Compensated)			2 1/45					

#### **Typical Characteristics Curves**




Fig.2—Input offset voltage vs. amplifier bias current (I<sub>ABC</sub>, terminal No. 5).




Fig.3—Input offset current vs. amplifier bias current (I<sub>ABC</sub>, terminal No. 5).




Fig. 4—Input bias current vs. amplifier bias current (I<sub>ABC</sub>, terminal No. 5).




Fig.5—Device dissipation vs. amplifier bias current (I<sub>ABC</sub> terminal No. 5).




Fig.6—Amplifier supply current vs. amplifier bias current (I<sub>ABC</sub>, terminal No. 5).





Fig.7—Common mode input voltage vs. amp lifier bias current (I<sub>ABC</sub>, terminal No. 5).


#### **Typical Characteristics Curves**



| OO<sub>8</sub> | SUPPLY VOLTAGE (V\*)\*\*+15 V; (V\*)\*\*-15 V | SOURCE RESISTANCE (R<sub>S</sub>)\*-1MΩ | AMBIENT TEMPERATURE (T<sub>A</sub>)\*-25°C | FOR TEST CIRCUIT, SEE FIG. 21 | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub> | OO<sub>8</sub>

Fig.8-1/F Noise voltage vs. frequency.

Fig.9-1/F Noise current vs. frequency.







Fig. 10—Collector-emitter saturation voltage vs. collector current of output transistor Q<sub>1,3</sub>.

Fig. 11—Composite dc beta vs. collector current of Darlington-connected output transistors Q<sub>12</sub>, Q<sub>13</sub>.







Fig. 12-Open-loop voltage gain vs. frequency.

Fig. 13—Forward transconductance vs. amplifier bias current.

#### Typical Characteristics Curves



100 8 SUPPLY VOLTAGE (V<sup>†</sup>)=+15V; (V<sup>\*</sup>)=-15V 6 AMPLIFIER BIAS CURRENT (I<sub>AB</sub>)=500 µ A 4 AMBIENT TEMPERATURE (I<sub>A</sub>)=25°C FOR TEST CIRCUIT SEE FIG. 24

2
2
3 10
4 2
2
0.1
0 20
CLOSED-LOOP VOLTAGE 60 80 100 92CS-20394

Fig. 14-Slew rate vs. amplifier bias current.

Fig. 15-Slew rate vs. closed-loop voltage gain.




Fig. 16—Phase compensation capacitance and resistance vs. closed-loop voltage gain.

#### **OPERATING CONSIDERATIONS**

The "Sink" Output (terminal No. 8) and the "Drive" Output (terminal No. 6) of the CA3094T are not inherently current (or power) limited. Therefore, if a load is connected between terminal No. 6 and terminal No. 4 (V— or ground), it is important to connect a current-limiting resistor between terminal 8 and terminal No. 7 (V+) to protect transistor O13 under shorted load conditions. Similarly, if a load is connected between terminal No. 8 and terminal No. 7, the current-limiting resistor should be connected between terminal 6 and terminal No. 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100-ohm current-limiting resistor be inserted between terminal No. 7 and the V+ supply.

#### **TEST CIRCUITS**

#### 1/F Noise Measurement Circuit

When using the CA3094T, AT, or BT audio amplifier circuits, it is frequently necessary to consider the noise performance of the device. Noise measurements are made in the circuit shown in Fig. 21. This circuit is a 30-dB, non-inverting amplifier with emitter-follower output and phase compensation from terminal No. 2 to ground. Source resistors (Rs) are set to 0. $\Omega$  or 1 M $\Omega$  for E noise and I noise measurements, respectively. These measurements are made at frequencies of 10 Hz, 100 Hz, and 1 kHz with a 1-Hz measurement bandwidth. Typical values for 1/f noise at 10 Hz and 50  $\mu$ A IABC are E<sub>n</sub> = 18 nV/ $\frac{1}{12}$  and I<sub>N</sub> = 1.8 pA/ $\frac{1}{12}$ .

#### **Test Circuits**




Fig. 17-Input offset voltage and power-supply rejection test circuit.




Fig. 18-Input offset current test circuit.




Fig. 19-Input bias current test circuit.




Fig.20—Common-mode range and rejection ratio test circuit.




Fig.21-1/F noise test circuit.




Fig.22-Open-loop gain vs. frequency test circuit.




Fig.23-Open-loop slew rate vs. I ABC test circuit.





Fig.24—Slew rate vs. non-inverting unity gain test circuit.






Fig. 26-Presettable analog timer.

92CS-20405

#### Test Circuits (cont'd)

#### TYPICAL APPLICATIONS

For Additional Application Information, refer to Applicatio Note ICAN-6048 "Some Applications of a Programmabl Power/Switch Amplifier IC".

### **Design Considerations**

The selection of the optimum amplifier bias current (IAB) depends on -

- The Desired Sensitivity the higher the IABC, the higher the sensitivity — i.e., a greater-drive current capability a the output for a specific voltage change at the input
- Required Input Resistance the lower the IABC, th higher the input resistance

If the desired sensitivity and required input resistance are not known and are to be experimentally determined, or the anticipated equipment design is sufficiently flexible to tole ate a wide range of these parameters, it is recommended that the equipment designer begin his calculations with an  $I_{\mbox{AB}}$  of 100  $\mu\mbox{A}$ , since the CA3094 is characterized at this value camplifier bias current.

The CA3094 is extremely versatile and can be used in a wid variety of applications:




Fig. (a) As an inverting op-amp.





Fig. (b) In a non-inverting mode as a follower.

### Typical Applications (cont'd)



Problem: To calculate the maximum value of R required to switch a 100-mA output current comparator

Given:  $IABC = 5 \mu A$ ,  $R_{ABC} = 3.6 M\Omega \approx \frac{18 \text{ V}}{5 \mu A}$ 

 $I_{\parallel}$  = 500 nA @  $I_{ABC}$  = 100  $\mu$ A (from Fig. 4)  $I_{\parallel}$  = 5  $\mu$ A can be determined by drawing a line on Fig. 4 through  $I_{ABC}$  = 100  $\mu$ A and  $I_{B}$  = 500 nA

parallel to the typical  $T_A = 25^{\circ}C$  curve.

Then: I<sub>I</sub> = 33 nA @ I<sub>ABC</sub> = 5  $\mu$ A  $R_{max} = 18-12 \text{ volts} = 180 \text{ M}\Omega @ T_{A} = 25^{\circ}\text{C}$ 

 $R_{\text{max}}$  = 180 M $\Omega$  x 2/3\* = 120 M $\Omega$  @  $T_{\text{A}}$  = -55°C

\*Ratio of I<sub>1</sub> at  $T_A = +25^{\circ}C$  to I<sub>1</sub> at  $T_A = -55^{\circ}C$  for any given value of I<sub>ABC</sub>.

Fig. 27-RC timer.






Fig. 28-Free-running pulse generator.





On a negative-going transient at input (A), a negative pulse at C will turn "on" the CA3094, and the output (E) will go from a low to a high level.

At the end of the time constant determined by C<sub>1</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, the CA3094 will return to the "off" state and the output will be pulled low by R<sub>LOAD</sub>. This condition will be independent of the interval when input A returns to a high level.

Fig.29-RC timer triggered by external negative pulse.




Fig. 30-Single-supply astable multivibrator.

### Typical Applications (cont'd)





Fig.31-Op-amp astable multivibrator (dual-supply).






Fig.32-Comparator/threshold detector.

### Typical Applications (cont'd)




Fig.33-Dual tracking voltage regulator.





Fig. 34-Temperature controller.





### TYPICAL PERFORMANCE DATA - For 12-W Audio Amplifier Circuit

Power Output (8 $\Omega$ load, Tone Control set at "Flat")		
Music (at 5% THD, regulated supply)	15	W
Continuous (at 0.2% IMD, 60 Hz & 2 kHz mixed in a 4:1 ratio, unregulated supply) See Fig. 8 In ICAN-6048	12	w
Total Harmonic Distoration		
At 1 W, unregulated supply	0.05	%
At 12 W, unregulated supply	0.57	%
Voltage Gain		dB
Hum and Noise (Below continuous Power Output)		dB
Input Resistance		kΩ
Tone Control Range See Fig. 9 Ir		

Fig.35—12-watt amplifier circuit featuring a truecomplementary output stage with CA3094 in driver stage.

# 8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS





**DIMENSIONAL OUTLINES** 

8-LEAD TO-5

JEDEC MO-002-AL

SYMBOL	INC	HES		MILLI	METERS		
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.		
_ a	0.2	00 TP	2	5.88 TP			
Α1	0.010 0.050			0.26	1.27		
A <sub>2</sub>	0.165	0.185		4.20	4.69		
φB	0.016	0.019	3	0.407	0.482		
ØB <sub>1</sub>	0.125	0.160	Ī	3.18	4.06		
øB₂	0.016	0.021	3	0.407	0.533		
φD	0.335	0.370		8.51	9.39		
٥D <sub>1</sub>	0.305	0.335	1	7.75	8.50		
F <sub>1</sub>	0.020	0.040		0.51	1.01		
j	0.028	0.034		0.712	0.863		
k	0.029	0.045	4	0.74	1.14		
Lj	0.000	0.050	3	0.00	1.27		
L <sub>2</sub>	0.250	0.500	3	6.4	12.7		
L <sub>3</sub>	0.500	0.562	3	12.7	14.27		
•	450	TP		45	TP TP		
N		8	6	8			
N <sub>1</sub>		3	5	3			

- Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radium of True Position (TP) at maximum material condition.
- 3. 8 applies between L1 and L2.•82 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond Q.500" (12.70 mm).
- 4. Measure from Max. 

  D.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**

Monolithic Silicon

**CA3062** 



Approx. 2½ times actual size

Modified 12-lead TO-5 style package

H-162

# Photo Detector and Power Amplifier

For Photoelectric Control Applications

### Features

- 100 mA output-current capability can drive a relay or thyristor directly
- 5 to 15 volt dc supply voltage
- Compact complete system in a TO-5 style package
- Compatible with RCA-40736R Infrared Emitter

The CA3062\* is an integrated circuit consisting of a photosensitive section, an amplifier, and a pair of high-current output transistors on a single monolithic chip.

The photosensitive section consists of Darlington pairs and affords high sensitivity. The power amplifier has a differential configuration which provides complementing outputs in response to a light input — normally "ON" and normally "OFF". The separate photodetector, amplifier, and high-current switch provide flexibility of circuit arrangement. This feature plus the high current capability of the output section, can now provide the user with a complete system particularly useful in photoelectric control applications utilizing IR emitters and visible-light sources.

### **Applications**

- Counters
- Intrusion alarms
- Sorting
- Position sensor
- Level controls
- Edge monitoring
- Inspection
- Isolators




Fig. 1 - Light operated relay using CA3062.

<sup>\*</sup>Formerly developmental type TA5371B.

### **ABSOLUTE-MAXIMUM RATINGS**

DISSIPATION:	
Up to $T_{\Delta} = 55^{\circ}C$	700 mW
Above T <sub>A</sub> = 55°C	Derate linearly 5.6 mW/°C
At Case Temperature (T <sub>C</sub> )≤ 55°C	
Above $T_C = 55^{\circ}C$	Derate linearly 16 mW/°C
TEMPERATURE RANGE:	
Operating	55°C to +125°C
Storage	65°C to +150°C
LEAD TEMPERATURE (During soldering):	
At distance ≥ 1/32 in (3.17 mm) from	
seating plane for 10 s max	+300°C

### Maximum Voltage Ratings

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 3 is +15 to 0 volts.

**Maximum Current Ratings** 

TERM- INAL No.	10	11	12	1	2	3	4	5	6	7	8
9	0 .9	+2 -5	*	*	*	*	*	*	*	*	*
10		+9 0	+9 0	*	*	*	*	*	*	*	+15 0
11			+5 -2	*	*	*	*	*	*	*	*
12				*	*	*	*	*	*	*	*
1					*	*	*	*	*	+5 -5	+3 -3
2						+15 0	*	*	*	*	+15 0
3							*	*	*	*	+5 0
4								*	*	*	+9
5									0 -15	*	+5 0
6										*	+15 0
7											+3 -3
8			Ref	ference	Substra	te and C	Case				

TERM- INAL No.	I <sub>IN</sub> mA	IOUT mA
9	1	0.1
10	5	0.1
11	0.1	5
12	1	0.1
1	1	0.1
2	100	0.1
3	0.1	100
4	10	1
5	0.1	100
6	100	0.1
7	1	0.1
8	1	10

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

### ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS TEST CONDITIONS		MEASURE- MENT TERMINAL	TEST CIR- CUIT		TYPICAL CHARAC- TERISTICS CURVES			
STATIC CHARACTERISTICS	<u> </u>		Nos.	FIG.	MIN.	TYP.	MAX	UNITS	FIG.
	, T	Г	<del>,                                    </del>					,	
Photo Darlington Section:		E = 0 lumens/ft <sup>2</sup>							
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	1 <sub>C</sub> = 1 mA	10-11	-	10	-	-	V	-
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 0.1 mA, E = 0	9-11 12-11	-	10	_	-	V	_
Dark Current	IDARK	V <sub>CE</sub> = 7.5 V, E = 0	10		_	0.1	30	μА	-
Photo Current	Iр	VCE = 7.5 V E = 8 lumens/ft <sup>2</sup>	10	3	-	60	-	μА	4
Wavelength of Max. Sensitivity	λ max.				-	725	_	Note 2	5
Relative Angular Sensitivity				-	-	-	-	-	6
Area of Each Photo Transistor				-	1.3 × 10 <sup>-4</sup> cm <sup>2</sup>			-	
Amplifier Section Output Transistor: Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO 6</sub> V <sub>(BR)CEO 7</sub>	I <sub>C</sub> = 1 mA	2-3 6-5		15	-	-	>	_
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO 6</sub> V <sub>(BR)EBO 7</sub>	I <sub>E</sub> = 1 mA	3-8 6-8	-	5	-	-	٧	-
DC Supply Current	I <sub>SUPPLY</sub>	V <sub>4</sub> = 7.5 V	4	_	-	5.5	10	mA	_
Sensitivity: Illumination, ForNormal"OFF"Output	E <sub>ON</sub>	Set light input for I <sub>6</sub> = 70 mA	6	7, 15,	-	8	70	Notes 1, 3	9, 11
For Normal "ON" Output	E <sub>OFF</sub>	Set light input for I <sub>2</sub> = 5 mA	2	17	-	10	-	per ft <sup>2</sup>	8, 10
DYNAMIC CHARACTERISTI	cs								
Overall Response Time: Turn-On Time	t <sub>on</sub>	-			_	38	+	μs	
Rise Time	t <sub>r</sub>	$E = 700  \mu \text{W/cm}^2$		12	-	125	-	μs	12.14
Turn-Off Time	toff	at λ = 930 nm		-	-	43	_	μs	13, 14
Fall Time	tf				_	20	_	μs	

### NOTES

- (1) Tungsten filament light source at a color temperature of 2854K.
- (2) One (1) nanometer = 10 Angstrom units.
- (3) A radiant flux density of 7.5 μW/cm² at 725 nm produces the same photocurrent as 1 lumen/ft² from a tungsten filament lamp at a color temperature of 2854K.




Fig. 2 - Schematic diagram of CA3062.




Fig. 3 - Test circuit for photocurrent and typical spectral response of photosensitive Darlington unit.




Fig. 4 - Photocurrent as a function of radiant flux.




Fig. 5 - Typical spectral response of photosensitive Darlington unit.




Fig. 6 - Relative angular sensitivity.




Fig. 8 - Load current  $(I_2)$  vs. illumination as a function of supply volts.




Fig. 10 - Load current  $(l_2)$  vs. illumination as a function of case temperature.




Fig. 7 - Test circuit for sensitivity and dc current measurement.




Fig. 9 - Load current (I<sub>6</sub>) vs. illumination as a function of supply volts.




Fig. 11 - Load current ( $I_6$ ) vs. illumination as a function of case temperature.

CA3062 \_\_\_\_\_\_ File No. 421




Fig. 12 - Response time test circuit.




Fig. 13 - Waveforms for measurement of response time.




Fig. 14 - Response time as a function of radiant flux density.




Fig. 15 - Circuit diagram for "ON-OFF" photoelectric control applications.

### **OPERATING CONSIDERATIONS**

#### **Switching Service**

The CA3062 is primarily intended to provide "ON-OFF" output in response to a light signal. Optimum performance of this device is achieved when the output transistors are operated at values of load current sufficient to saturate the device in the "ON" state. Operation of the CA3062 at values of load current between the condition of no load current and saturation will cause substantial power to be dissipated in the silicon chip. This condition of operation is therefore not recommended because the heat rise in the silicon chip induced by the increased power dissipation causes the load current to shift in the same direction as though additional illumination were applied to the CA3062, a condition which will substantially alter the switching characteristics of the device.

The signal voltages at the input terminals (terminal No. 1 and No. 7) must not exceed 3 volts, because any increase in the signal voltage beyond the value specified will cause both output transistors to be turned "ON". In the circuit shown in Fig. 7, this condition will occur for values of illumination greater than 60 lumens/ft <sup>2</sup>. This adverse operating condition can be avoided by either limiting the maximum illumination or by clamping the input so that the voltage does not exceed 3 volts.

#### Linear Service

The CA3062 can be connected as shown in Fig. 16 to give a linear output. The value of the load resistor should be greater

than 1000 ohms in order to limit the power dissipation and thus minimize the heating effects. Because of the many possible variations in circuit configurations, the CA3062 has not been characterized for linear service applications. A guide-line circuit for this class of service is shown in Fig. 16.

Specific inquiries for use of the CA3062 in this type of service should be addressed to your local RCA Field Technical Representative.

#### Precautions

Because of the high amplification of the CA3062, care should be taken, when wiring, to keep all lead lengths as short as possible. A recommended breadboard layout is shown in Fig. 17.

If the CA3062 is operated with an inductive load impedance, such as a relay, it is recommended that a diode be connected across the load to absorb the energy of the pulse voltages generated during switching.

Many of the graphs are shown with two sets of abscissa values for light energy input, one expressed in illumination values (lumens/sq. ft.) and the other in irradiance values ( $\mu$ W/sq. cm.)

Correlation between these two sets of abscissa values is accomplished by having the light source operating at the maximum sensitivity wavelength of the CA3062. See Notes on page three.




Fig. 16 - Circuit diagram for linear output photoelectric applications.





Fig. 17 - Breadboard layout of test circuit, shown in Fig. 7 for the CA3062.

### DIMENSIONAL OUTLINE



9205-19774

	INC	HES	I	MILLIN	FTFRS		
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.		
а	0.3	230	2	5.84 TP			
A1	0 0			0	0		
A <sub>2</sub>	0.165	0.185		4.19	4.70		
ФΒ	0.016	0.019	3	0.407	0.482		
φB <sub>1</sub>	0	0		0	0		
φ <b>B</b> 2	0.016	0.021	3	0.407	0.533		
φD	0.335	0.370		8.51	9.39		
φD <sub>1</sub>	0.305	0.335		7.75	8.50		
F <sub>1</sub>	0.020	0.040		0.51	1.01		
j	0.028	0.034		0.712	0.863		
k	0.029	0.045	4	0.74	1.14		
L <sub>1</sub>	0.000	0.050	3	0.00	1.27		
L2	0.250	0.500	3	6.4	12,7		
L3	0.500	0.562	3	12.7	14.27		
α	30°	TP		30°	TP		
N	1	2	6	1	12		
N <sub>1</sub>		1	5				

### NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. 6B applies between L<sub>1</sub> and L<sub>2</sub>. 6B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diamerer is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**

CA3085, CA3085F\*, CA3085S\*, CA3085A, CA3085AF\*, CA3085AS\*, CA3085B, CA3085BF\*, CA3085BS\*



# **Positive Voltage Regulators**

For Regulated Voltages from 1.7 V to 46 V at Currents up to 100 mA

#### **Features**

- Up to 100 mA output current
- Input and output short-circuit protection
- Load and line regulation: 0.025%
- Pin compatible with LM100 Series
- Adjustable output voltage

Туре	VIN Range V	V <sub>OUT</sub> Range V	Max. IOUT mA	Max. Load Regulation % VOUT
CA3085	7.5 to 30	1.8 to 26	12*	0.1
CA3085A	7.5 to 40	1.7 to 36	100	0.15
CA3085B	7.5 to 50	1.7 to 46	100	0.15

\* This value may be extended to 100mA; however, regulation is not specified beyond 12mA.

RCA-CA3085, CA3085A, and CA3085B are silicon monolithic integrated circuits designed specifically for service as voltage regulators at output voltages ranging from 1.7 to 46 volts at currents up to 100 milliamperes.

A block diagram of the CA3085 Series is shown in Fig. 1. The diagram shows the connecting terminals that provide access to the regulator circuit components. The voltage regulators provide important features such as: frequency compensation, short-circuit protection, temperature-compensated reference voltage, current limiting, and booster input. These devices are useful in a wide range of applications for regulating high-current, switching, shunt, and positive and negative voltages. They are also applicable for current and dual-tracking regulation.

The CA3085A and CA3085B have output current capabilities up to 100 mA and the CA3085 up to 12 mA without the use of external pass transistors. However, all the devices can provide voltage regulation at load currents greater than 100 mA with the use of suitable external pass transistors. The CA3085 Series has an unregulated input voltage ranging from 7.5 to 30 V (CA3085), 7.5 to 40 V (CA3085A), and 7.5 to 50 V (CA3085B) and a minimum regulated output voltage of 26 V (CA3085), 36 V (CA3085A), and 46 V (CA3085B).

The CA3085 Series is supplied in the hermetic 8-lead TO-5 style package and is rated for operation over the full military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

The CA3085A is unilaterally interchangeable with the CA3055.

### **Applications**

- Shunt voltage regulator
- Current regulator
- Switching voltage regulator
- High-current voltage regulator
- Combination positive and negative voltage regulator
- Dual tracking regulator




Fig.1—Block diagram of CA3085 Series. For schematic diagram see Fig.2.

<sup>\*</sup> Types CA3085F, CA3085AF, and CA3085BF are frit-seal versions of the CA3085, CA3085A, and CA3085B, respectively; types CA3085S, CA3085AS, and CA3085BS are formed-lead (DIL-can) versions; see page 20 for package photographs.

# MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES at TA = 25°C

•	
Power Dissipation: Without Heat Sink	With Heat Sink
up to T <sub>A</sub> = 55°C	up to T <sub>C</sub> = 55°C 1.6 W
above T <sub>A</sub> = 55°C derate linearly @6.67 mW/°C	above $T_C = 55^{\circ}C \dots$ derate linearly at 16.7 mW/ $^{\circ}C$
Temperature Range	
Operating	
Storage	
Unregulated Input Voltage:	
CA3085 30 V	
CA3085A 40 V	
CA3085B 50 V	

### Maximum Voltage Ratings

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical Terminal No. 7 and horizontal Terminal No. 1 is +3 to -10 volts.

### **MAXIMUM VOLTAGE RATINGS**

TERM- INAL No.	5	6	7	8	1	2	3	4	
5	-	+5 5	•	٠	*	•	•	+10 0	*Voltages are not normally applied between these
6	-	-	•	•	*	٠	•		terminals; however, voltages appearing between these
7	-	-	~	+3 -10	+3 -10	*	*	+‡ 0	terminals are safe, if the specified voltage limits
8	-	-	-	-	+5 -1	٠	٠	*	between all other terminals are not exceeded.
1	ı	-	-	-	-	+10 -‡	0 -‡	+‡ 0	‡30 V for CA3085 40 V for CA3085A
2	-	-	-	1	_	-	0	+‡ 0	50 V for CA3085B
3	-	-	-	1	_	-	-	+‡ 0	
4	-	1	-	-	-	-	-	Substrate & Case	

# MAXIMUM

CURRENT RATINGS									
TERM- INAL No.	IIN mA	IOUT mA							
5	10	1.0							
6	1.0	-0.1							
7	1.0	-1.0							
8	0.1	10							
1	20	150							
2	150	60							
3	150	60							
4	_	-							




Fig.2-Schematic diagram of CA3085 Series.

### **ELECTRICAL CHARACTERISTICS**

			TEST		LIMITS										
CHARACTERISTICS	SYMBOL	Test Circuit	T <sub>A</sub> = 25°C		Typ. Char.		CA3085	5		CA3085	A		CA3085	3	]
	0111100	Fig. No.	(Unless indic	cated otherwise]	Curve Fig. No.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Reference Voltage	VREF	4	V <sup>+</sup> IN = 15 V		-	1.4	1.6	1.8	1.5	1.6	1.7	1.5	1.6	1.7	V
Quiescent Regulator		i	V <sup>+</sup> IN = 30 V		5	_	3.3	4.5	_		-	-	-	-	
Current	quiescent	4	V <sup>+</sup> IN = 40 V			-		_	-	3.65	5	-	-	-	mA
		L	V <sup>+</sup> IN = 50V		-	_	_	-	-	-	-	-	4.05	7	ĺ
Input Voltage Range	VIN(range)	_		_	_	7.5	-	30	7.5	-	40	7.5	-	.50	V
Maximum Output Voltage	VO(max.)	4	V <sup>+</sup> IN = 30,40 Term. No. 6 to	0,50V#; R <sub>L</sub> = 365 Ω; o Gnd.	-	26	27	-	36	37	-	46	47	-	٧
Minimum Output Voltage	VO(min.)	4	V+IN = 30V		-	-	1.6	1.8	-	1.6	1.7	-	1.6	1.7	٧
Input-Output Voltage Differential	VIN-VOUT	-		-	4	-	28	4	-	38	3.5	-	48	٧	
Limiting Current	LIM	7	$V^{+}IN = 16V,$ RSCP* = 6 $\Omega$	8	-	96	120	-	96	120	-	96	120	mA	
		-		mA, R <sub>SCP</sub> = 0	9	-	_	-	-	0.025	0.15	-	0.025	0.15	
Load Regulation   —	-	-	$I_L = 1 \text{ to } 100 \text{ mA, RSCP} = 0$ $T_A = 0^{\circ}\text{C to } + 70^{\circ}\text{C}$		-	-	-	-	-	0.035	0.6	-	0.035	0.6	%∨о∪т
		-	IL = 1 to 12m	IL = 1 to 12mA, RSCP = 0		_	0.003	0.1	-	-	-	-	-	-	
		_	IL = 1 mA, Rs	SCP = 0	10	-	0.025	0.1	-	0.025	0.075	-	0.025	0.04	
Line Regulation <sup>♣</sup>	-	-	I <sub>L</sub> = 1 mA, R <sub>S</sub>		-	-	0.04	0.15	-	0.04	0.1	-	0.04	0.08	%/V
Equivalent Noise			v+ 05.4	CREF = 0		-	0.5	-	-	0.5	_	-	0.5	-	
Output Voltage	VNOISE	11	V IN = 25V	CREF = 0 CREF = 0.22µF	- 1	-	0.3	-	-	0.3	-	-	0.3	-	mV p-p
Ripple Rejection	_	12	V <sup>+</sup> IN = 25 V	CREF = 0		-	50	_	-	50	-	45	50	_	dB
		<u>'</u>	f= 1kHz	CREF = 2µF		_	56	_	-	56	_	50	56	_	
Output Resistance	ro	12	V <sup>+</sup> IN = 25V,	f= 1kHz	13,14	-	0.075	1.1	-	0.075	0.3	-	0.075	0.3	Ω
Temperature Coef- ficient of Reference and Output Voltages	ΔVREF, ΔV <sub>O</sub>	-	ار = O, VREF	= 1.6V	15	-	0.0035	-	-	0.0035	-	-	0.0035	-	%/°C
Load Transient Recovery Time: Turn On	ton		V <sup>+</sup> IN = 25V,	V <sup>+</sup> IN = 25 V, +50 mA Step		_	1	_	-	1	_	_	1	-	μs
Turn Off	tOFF	16	V <sup>+</sup> IN = 25 V, -50 mA Step		-	-	3	-	-	3	-	-	3	_	μs
Line Transient Recovery Time: Turn On	ton	_			_		0.8	_	_	0.8	-	_	0.8	_	μs
Turn Off	tOFF		V <sup>+</sup> IN = 25V,	f = 1kHz, 2V Step	<u> </u>	<u> </u>	0.4	<u> </u>	<del>-</del>	0.4		-	0.4		us
14111 011	1011						0.4			5.4		L	5.7		1,

# 30 V (CA3085), 40 V(CA3085A), 50 V(CA3085B)
\* RSCP: Short-circuit protection resistance

Δνουτ V<sub>OUT</sub>(initial) X 100% ● Load Regulation =

(ΔV<sub>OUT</sub>) [V<sub>OUT</sub>(initial)] (△V<sub>IN</sub>) x 100% ▲ Line Regulation =




Fig.3-Application of the CA3085 Series in a typical power supply.

### TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig.4—Test circuit for VREF, Iquiescent, VOUT(max.), VOUT(min.).




Fig.5-Iquiescent vs. VIN.




Fig.6-Normalized Iquiescent vs. TA.




Fig.7-Test circuit for limiting current




Fig.8-ILIM vs. TA.




Fig.9-Load regulation characteristics.

### TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig. 10-Line regulation temperature characteristics.




Fig.12-Test circuit for ripple rejection and output resistance.




Fig.13-ro vs. f.




Fig.11—Test circuit for noise voltage.

# TEST PROCEDURES FOR TEST CIRCUIT FOR RIPPLE REJECTION AND OUTPUT RESISTANCE

### Output Resistance

Conditions:

- 1. VIN = +25 V, CREF = 0, Short E1
- 2. Set E<sub>S2</sub> at 1 kHz so that E<sub>2</sub> = 4V rms
- Read V<sub>OUT</sub> on a VTVM, such as a Hewlett-Packard, HP400D or equivalent
- 4. Calculate ROUT from ROUT = VOUT (|RL/E2)

### Ripple Rejection - I

Conditions:

- 1. V<sub>IN</sub> = +25V, C<sub>REF</sub> = 0, Short E<sub>2</sub>
- 2. Set ES1 at 1 kHz so that E1 = 3V rms
- Read V<sub>OUT</sub> on a VTVM, such as a Hewlett-Packard, HP400D or equivalent
- 4. Calculate Ripple Rejection from 20 log (E<sub>1</sub>/V<sub>OUT</sub>)

### Ripple Rejection - II

Conditions:

1. Repeat Ripple Rejection I with CREF # 2 μF





Fig.14-Normalized ro vs. TA.

### TEST CIRCUIT AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES






Fig.15—Temperature coefficient of VREF and VOUT.

Fig.17-Dissipation limitation (VIN-VOUT vs. IOUT).




Fig.16—Turn-on and turn-off recovery time test circuit with associated waveforms,

### TYPICAL REGULATOR CIRCUITS USING THE CA3085 SERIES




Fig. 18-Typical high-current voltage regulator circuit.




Fig.19-Typical current regulator circuit.




Fig.20—Typical switching regulator circuit.

Q1: RCA-2N5322 OR EQUIVALENT \*R1 = 0.7/l\_ (MAX.)





Fig.21—Combination positive and negative voltage regulator circuit.

# DIMENSIONAL OUTLINE 8-LEAD PACKAGE JEDEC MO-002-AL



### **NOTES**

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi$ B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$ B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max.  $\phi$ D.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

	INC	HES	NOTE	MILLIMETERS			
SYMBOL	MIN.   MAX.			MIN.	MAX.		
а	0.20	00 TP	2	5.88 TP			
A <sub>1</sub>	0.010	0.050		0.26	1.27		
A <sub>2</sub>	0.165	0.185		4.20	4.69		
φΒ	0.016	0.019	3	0.407	0.482		
φB <sub>1</sub>	0.125 0.160			3.18	4.06		
φ <b>B</b> <sub>2</sub>	0.016	0.021	3	0.407	0.533		
φD	0.335 0.370			8.51	9.39		
φD <sub>1</sub>	0.305 0.335			7.75	8.50		
F <sub>1</sub>	0.020 0.040			0.51	1.01		
j	0.028	0.034		0.712	0.863		
k	0.029	0.045	4	0.74	1.14		
L <sub>1</sub>	0.000	0.050	. 3	0.00	1.27		
L <sub>2</sub>	0.250	0.500	3	6.4	12.7		
L <sub>3</sub>	0.500	0.562	3	12.7	14.27		
α	45 <sup>0</sup>	TP		45	45 <sup>0</sup> TP		
α1	0° TP			0° TP			
N		8	6	8			
N <sub>1</sub>		3	5	3			



# **Linear Integrated Circuits**

Monolithic Silicon

**CA3091D** 



# Four-Quadrant Multiplier

### Applications:

- Multiplier Divider Squarer Square Rooter
- Power-series approximator
- Full-wave rectifier
- Automatic level controller
- RMS converter
- **■** Frequency discriminator
- Voltage-controlled filters and oscillators

RCA-CA3091D\*, a monolithic silicon integrated circuit, is a four-quadrant multiplier that provides an output voltage that is the product of two input (x and y) voltages.

This device functions as a multiplier, divider, squarer, square rooter, and power-series approximator. In addition, this device is useful in applications such as ideal full-wave rectifiers, automatic level controllers, RMS converters, frequency discriminators, and voltage-controlled filters and oscillators.

The CA3091D comprises five basic circuits (See Fig. 1), including: a multiplier block, two linearity compensators, a current converter, a current source for biasing, and a regulator (reference voltage). A brief description of the operation, functions and typical applications is given in the section "Operating Considerations". In addition there is a separate section on "Symbols, Terms, and Definitions" that defines the terms and symbols used throughout the data bulletin.

The CA3091D is supplied in 14-lead dual-in-line ceramic package and operates over the full military temperature range of -55°C to +125°C.

### Features: •

- "Accuracy": ±4% (max.)
- "Linearity": 3.0% (max.)
- Feedthrough: 9 mV p-p (typ.)
- 3-db bandwidth: 4.4 MHz
- Low power operation capability: ±6.0 V, 4 mW drain
- Low power-supply sensitivity: 36 mV/V typ.
- Smooth overload characteristics no foldback if fullscale input signal is exceeded
- Negligible warm-up drift
- Broadband operation capability (flat to 1 MHz) both inputs have similar characteristics for reduced highfrequency phase shift between the inputs
- Low-level linearity correction circuitry minimizes lowlevel feedthrough for improved small-signal accuracy
- All multiplication is performed with wideband circuitry this permits two signals of frequencies much higher than the -3 db frequency of the multiplier to produce a difference frequency that is within the multipliers bandwidth
- High immunity to parasitic oscillation
- Essentially free from excess peaking provides improved frequency response
- Requires no level shifting at the output current-source operation at the output permits output signal to be referenced to ground or other levels within the output voltage swing capabilities of the multiplier
- Internal bias regulator

<sup>\*</sup> Formerly Developmental Type TA5855A.

MAXIMUM RATINGS', Absolute-Maximum Values at T <sub>A</sub> = 25° C		
DO Constitution of the Malanage		
Between Terms, 12 and 1	+18	V
Between Terms. 4 and 1	-18	V
DC Supply Currents:		
At Term, 12 with DC Supply Voltage = +15 V	4	mA
At Term, 4 with DC Supply Voltage = -15 V	16	mA
Rias Current (At Term. 3).	1	mA
* Input Current	±1	mA
Output Short-Circuit Duration	ı	No limitation
Voltage Reference Current	10	mA
Linearity Correction Currents:		
At Terminals 7 and 8	10	mA
Device Dissipation (Up to 125°C)	200	mW
Ambient Temperature Range:		
Operating —5:	5 to +1	125 °C
Storage6	5 to +1	150 °C
Lead Temperature (during soldering):		
At distance not less than 1/32 inch (0.79 mm) from case for 10 seconds max.	+265	oC.

<sup>\*</sup>External resistance is required to limit the current to the indicated ±1 mA value.


### ELECTRICAL CHARACTERISTICS, For Equipment Design

		TEST CONDITIONS		LIMITS			
CHARACTERISTICS	SYMBOL	T <sub>A</sub> = 25°C, I <sub>IB</sub> = 0.5 mA V <sup>+</sup> = 15 V, V <sup>-</sup> = -15 V	Circuit and/or Char. Curve	Min.	Тур.	Max.	UNITS
STATIC CHARACTERISTICS							
INPUT CIRCUIT Input Balance (Correction) Currents:							
At x Input		x = 0	-	-20	-2.1	+20	μΑ
At y Input	¹IC	y = 0	-	-20	-8.7	+20	μΑ
Feedthrough Linearity Balance (Correction) Current	loc		-	-34	-2.9	+34	μΑ
OUTPUT CIRCUIT Output Offset Current	100	x & y = O,	_	-10	-0.23	+10	μΑ
Output Offset Voltage	V <sub>00</sub>	IOO thru RL ≈ 33kΩ	_	-0.330	-0.0076	+0.330	V
Output Peak Current Swing	lol	Thru R <sub>L</sub> = 24kΩ	3	0.41	0.45	-	mA
Output Peak Voltage Swing	Ivol	Across R <sub>L</sub> = 33kΩ	4	12	12.9	-	V
DC SUPPLIES & BIASING Current Drain (Idling):							
At Term. 4		V <sup></sup> = -15 V	_	_	2.9	4.5	mA
At Term. 12		V <sup>+</sup> = +15 V			2.0	3.0	mA
Reference Voltage	V <sub>ref</sub>	Measured across Terms. 6 & 4 at I = 1mA	_	5.5	6.1	6.7	٧
DYNAMIC CHARACTERISTICS						·	
Output Current	ю	With I = 0.2mA at each input	_	_	0,21	0.32	mA
Normalized k Factor $\left(k_{N} = \frac{k}{k_{r}}\right)$			11	0.69	1.0	1.7	
Accuracy		Worst case at 25°C		-	2.6	4.0	% of
Linearity		AACLE Case at 50.0	_		1.7	3.0	10 V
Feedthrough Voltage:							
At y = 20V p-p, x = 0					9	20	mV
At x = 20V p-p, y = 0			_	_	9	20	р-р

### **ELECTRICAL CHARACTERISTICS, Typical Values Intended Only for Design Guidance**

		TEST CONDITIONS				
CHARACTERISTICS	SYMBOL	T <sub>A</sub> = 25°C, i <sub>IB</sub> = 0.5 mA V <sup>+</sup> = 15 V, V <sup>-</sup> = -15 V	Circuit and/or Char. Curve	TYPICAL VALUES	UNITS	
STATIC CHARACTERISTICS						
INPUT CIRCUIT						
Input Resistance:						
At x Input	J _	I <sub>X</sub>   ≤ 0.2 mA	_	1.3	kΩ	
At y Input	Rı	I <sub>y</sub>   ≤ 0.2 mA	5	0.5	kΩ	
Input Capacitance:						
At x Input				5.8	pF	
At y Input	Cı	at 1 MHz	-	5.8	pF	
OUTPUT CIRCUIT						
Output Resistance	RO		6	1.0	МΩ	
Output Capacitance:	CO	at 1 MHz		4.0	pF	
DC Supply Voltage Sensitivity:						
At Term. 4	$\frac{\Delta V_0}{\Delta V^-}$			26	mV/V	
At Term. 12	$\frac{\Delta V_{O}}{\Delta V^{+}}$		11	36	mV/V	
DYNAMIC CHARACTERISTICS						
Bandwidth (At -3dB point):						
Through x Input			8, 10	4.8	MHz	
Through y Input	BW		8, 9	4.4	MHz	
3º Error Frequency:						
Through x Input		1	1	360	kHz	
Through y Input	7	ļ.	_	310	kHz	
Maximum Slew Rate	SR	7pF in parallel with 10 MΩ load	7	27	V/μs	
Temperature Coefficients:						
Output Offset Current	ΔΙΟΟ/ΔΤ	x & y = O	_	0.021	μΑ/OC	
x-Input Balance Current		x = 0	_	-0.063	μA/OC	
y-Input Balance Current	ΔΙ Ι Ι Ι Ι Ι Ι	y = 0	_	-0.063	μΑ/OC	
Normalized k Factor $ k_N  = \frac{k}{k_r}$	kŊ		_	0.76	%/%/ºC	
Accuracy			-	0.11	%/ºC	
Linearity		1	_	0.06	%/oc	
Feedthrough:						
At x = 0	_			5.6	mV/ºC	
At y = O		1	-	5.7	mV/ºC	

### DIMENSIONAL OUTLINE - 14-Lead Dual-In-Line-Ceramic Package - JEDEC MO-001-AD



SYMBOL	INC	HES	NOTE	MILLIMETERS			
SIMBOL	MIN	MAX	NUIE	MIN	MAX		
A	.120	.160		3.05	4.06		
Aj	.020	.065	1 1	.51	1.65		
В	.014	.020	1	.356	.508		
В	.050	.065		1.27	1.65		
C	.008	.012		. 204	.304		
D	.745	.770	i I	18.93	19.55		
E	. 300	.325		7.62	8.25		
Εį	. 240	. 260	1	6.10	6.60		
•1	. 100	TP	2	2.54 TP			
*A	.300	TP	2, 3	7.62 TP			
L	. 125	.150		3.18	3.81		
L <sub>2</sub>	.000	.030	1	.000	.76		
а	00	150	4	00	150		
N	14		5	14 ′			
N	0		6	0			
Q <sub>1</sub>	.050	.085		1.27	2.15		
5	.065	.090	1 1	1.66	2.28		

- NOTES:
  1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Reter to Rules for Dimensioning Axio Lead Product Outlines.
   Ledds within 0.05" (1.2 mm) radius of True position (TP) at gauge plane with maximum material condition and unit installed.
   A gapplies in zone L\_when unit installed.

- 5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.




Fig.1—Functional block diagram of CA3091D with typical multiplier outboard (peripheral) circuitry.




Fig.2-Schematic diagram of the CA3091D.




Fig.3—Test circuit for measurement of output current swing capability.




Fig.4—Test circuit for measurement of output voltage swing capability.




Fig.5—Test circuit for measurement of input resistance.




Fig.6-Test circuit for measurement of output resistance.




Fig.7-Test circuit for measurement of maximum slew rate.




Fig.8-Test circuit for measurement of frequency response.




Fig.9- y-input frequency response characteristic curve with associated test circuit.




Fig.10- x-input frequency response characteristic curve with associated test circuit.




Fig.11-Test circuit for measurement of current gain and power-supply sensitivity.

Note: See "Contour Map" in "Symbols, Terms and Defini-

tions" Section.




Fig.12—Contour mapping of multiplier accuracy (plotted on isomers) and linearity.

### **SYMBOLS, TERMS AND DEFINITIONS**

### **Jutput Offset Current**

The multiplier output current produced when both of the nultiplier input signals are in the zero state.

### **Dutput Zero**

Sets the output at the zero level when the x and y inputs are n the zero state. (It is implied that all other zeroing idjustments have been effected.)

31

nput Resistance — Converts the input voltage to an input urrent.

ΙL

Nutput (Load) Resistance — Converts the output current to a oltage.

Ю

)utput Resistance – See  $V_0$  and  $I_0$  for the equations ssociated with these properties.

### legulator Diode

 $\tau$  temperature compensated Zener diode, included in the nultiplier circuit, to provide a stable lig.

### cale Factor or k factor (k)

tepresents the basic gain of the multiplier as expressed in the quation  $V_0 = kV_XV_V$ 

he equation indicates the ideal transfer function for the nultiplier. The normalized k factor is expressed by  $k_N = k/k_{ref}$ 

where  $k_{\text{ref}}$  is the ideal or reference k factor. The ideal factor,  $k_{\text{ref}}$  is the value at which the k factor is set when the k-factor adjust control is trimmed. Optimum operation of the CA3091D is achieved when the k-factor is 0.1.

#### Vin

The maximum ac sine-wave voltage to be applied to the multiplier; a 20-volt p-p sine wave is the nominal maximum swing voltage recommended for use with 50-kilohm input resistors.

### VMID

An ac or dc voltage that approximately satisfies the equation  $V_{MID} = V_{IM} / \sqrt{2}$ .

۷o

The output product voltage derived from the expression  $(kV_XV_V\ =\ V_O)$ 

V<sub>ref.</sub>

Temperature compensated zener connected to the -15 volt supply to provide a reference voltage as an aid in setting up a stable  $I_{\rm IR}$ .

 $V_X, V_Y$ 

The input voltages to be multiplied.

### x-Balance Circuit

Sets the output to the zero level when the x-input is in the zero state.

### y-Balance Circuit

Sets the output to the zero level when the y-input is in the zero state.

### SYMBOLS, TERMS AND DEFINITIONS - continued

#### Accuracy

Accuracy defines the degree of error encountered in the operation of the multiplier. It is portrayed on a contour map by isomers (contour lines). Isomers with the highest values indicate "less-accurate" operation of the multiplier. (See illustrative Contour Map in Fig. 12.)

### Contour Map

The contour map, shown in Fig. 12, is a graphical portrayal of the multiplier errors in the x, y input plane. Each contour line, termed "isomer", connects those points whose error values (in millivolts) are equal in magnitude. For example, a -20~mV contour line with points at  $V_x=5V$  and  $V_y=-3V$  indicates that the output voltage is 20 mV less than the theoretical output product (kyVy). This error voltage, presented in percent of full-scale input (±10 V), defines the "accuracy" of the device. Thus, a 20-mV error voltage represents an "accuracy" of 0.2% as derived from the equation:

Accuracy = 
$$20 \text{ mV}/10 \times 100\% = 0.2\%$$
.

A contour map provides a true indication of multiplier performance in each of the four quadrants. Each CA3091D is comprehensively tested and must provide the specified accuracy in the four quadrants.

#### **Current Converter**

This portion of the IC combines the multiplier's differentialamplifier output currents and converts them to a singleended output current.

#### **Current Sources**

These circuits provide the biasing currents for the various circuits in the IC. The I<sub>IB</sub> terminal provides the control current for the current-source circuit.

### Feedthrough

Feedthrough occurs when an output signal is produced even though one of the input signals is zero. Consequently, feedthrough signal characteristics constitute a source of error in the operation of a multiplier. In the CA3091D, for example, the feedthrough signal output is specified to be less than 20 mV p-p when either terminal is set at 20 V p-p and the other terminal is set to zero.

### 1<sub>IB</sub>

Circuit biasing control current.

1<sub>IC</sub>

See Inc.

10

Output product current  $(k_I I_X I_V = I_O)$ , where  $k_I = kR_I^2/R_L$ 

#### loc lic

Compensatory input and output currents required to correct unlinearity along the x axis. (Optional for low-level signal use.)

#### $I_X, I_V$

Input currents to be multiplied.

k

Voltage Scale Factor (determines the gain of the multiplier

k

Current Scale Factor  $(k_I) = (R_I^2 / R_I)k$ .

### k adiust

Scale-Factor Adjustment.

### Linearity

"Linearity" indicates the degree of multiplier error (i.e. deviation from "straight-line" characteristics) along each of the four boundaries of the input x, y field. These boundaries are formed when one input is held at one of the two maximum values (10 volts or -10 volts) and the other input is swept through the voltage range. (See Contour Map for additional information.)

### Linearity Adjust

An external circuit to provide vernier adjustment fo optimum linearity. This control should be adjusted befor adjusting the y-balance control.

### Linearity Balance Circuit (Low-Level)

This circuit makes the multiplier's transfer function linear fo low-level x-input signals.

### Linearity Compensator

Internal circuitry that converts input current into a non linear voltage, a requisite for producing a linear output in th differential amplifiers of the multiplier circuit.

### **Multiplier Circuitry**

Provides the product of the two input voltages.

### **Multiplier Transfer Function**

This function mathematically describes the interaction of the two inputs and the resulting output signal. The basic transfe function for a multiplier is

$$k(V_{x} + V_{xe}) (V_{y} + V_{ye}) = V_{0} + V_{0e}$$

where: k = k factor and represents the basic gain of the multiplier

 $V_X$ ,  $V_V$  = the external inputs to be multiplied

Vo = the desired value of the product output signa

V<sub>xe</sub>, V<sub>ye</sub> = the "effective" errors that occur at the input of the multiplier and cause an output signa when either input is in a zero state.

Voe = the error voltage that develops at the output of the multiplier

DC correction factors are added to the multiplier inputs and output to compensate for the errors and offset variations. A complex linearity error term appears in the transfer function however, this term is not included in the above equation fo the purpose of clarity.

#### **OPERATING CONSIDERATIONS**

#### Operation of a Multiplier

A multiplier is, essentially, a gain-controlled amplifier (See Fig. 13) that multiplies the input signal  $(V_X)$  with the external gain controlling signal  $(V_y)$  to produce the resultant output  $(V_0)$ . The gain is externally adjustable by a coefficient (k). Stated simply, a multiplier produces an output voltage that is the linear product of two input voltages.





Fig. 13-Gain-controlled amplifier.

The basic multiplier, shown in Fig. 14a, is a two-quadrant multiplier. The input signal  $(V_X)$  may have either a positive or negative polarity whereas, the external gain-controlling signal  $(V_y)$  must be positive and greater than the base-to-emitter voltage (Fig. 14b). The output current  $(I_1-I_2)$  of the differential amplifier, comprised of transistors Q1 and Q2, is related to both the input signal  $(V_X)$  and the current source (I). Since the current source (I) is related to the gain controlling signal  $(V_y)$  the output current  $(I_1-I_2)$ , therefore, is related to both  $V_X$  and  $V_Y$ .



only in shaded region.

Fig. 14-Two-quadrant multiplier.

a) Basic circuit.

This relationship is essentially non-linear; thus an appropriate linearization circuit must be provided in the input stage to achieve the following linear relationship:

$$I_1 - I_2 = k' V_x V_y$$
 (Eq. 1)  
where k' is a constant

Figure 15 shows a typical arrangement of three differential amplifiers to form a four-quadrant multiplier. This arrangement incorporates the operating principles of the two-quadrant multiplier, but, in addition, it permits both of the input signals ( $V_X$  and  $V_Y$ ) to have positive or negative polarities (or zero). When either input is zero, the output current ( $I_1-I_2$ ) must, theoretically, be zero as is shown by the following:

then i<sub>1</sub> = i<sub>2</sub> and i<sub>3</sub> = i<sub>4</sub>
therefore i<sub>1</sub>+i<sub>4</sub> = i<sub>2</sub>+i<sub>3</sub>.
Since I<sub>1</sub> = i<sub>1</sub>+i<sub>4</sub> and I<sub>2</sub> = i<sub>2</sub>+i<sub>3</sub>,
then I<sub>1</sub> = I<sub>2</sub>.
This equality is independent of V<sub>y</sub>
2. Now assume V<sub>y</sub> = O,
then i<sub>5</sub> = i<sub>6</sub>.
Sine i<sub>5</sub> = i<sub>1</sub>+i<sub>2</sub> and i<sub>6</sub> = i<sub>3</sub>+i<sub>4</sub>,
then i<sub>1</sub>+i<sub>2</sub> = i<sub>3</sub>+i<sub>4</sub>.
Since i<sub>1</sub> = i<sub>3</sub> and i<sub>2</sub> = i<sub>4</sub>
then i<sub>1</sub>+i<sub>4</sub> = i<sub>3</sub>+i<sub>2</sub>.
Therefore I<sub>1</sub> = I<sub>2</sub>:
This equality is independent of V<sub>y</sub>.

1. Assume  $V_X = O$ ,




Fig.15-Basic four-quadrant multiplier.

The multiplying operation discussed in the previous section applies when neither  $V_X$  nor  $V_Y$  is zero. The output current (I<sub>1</sub>-I<sub>2</sub>) then satisfies Equation 1,

The multiplying action of the four-quadrant multiplier is dependent on current unbalance in the three differential amplifiers. Ideally, the multiplying operation should not occur if either  $V_X$  or  $V_Y$  is O. However, in practical applications slight current unbalances do exist. It is necesary, therefore, to null out such unbalances with external potentiometers prior to operation.

#### TYPICAL OPERATING CONSIDERATIONS

The RCA-CA3091D, shown in Fig. 2, is a four-quadrant multiplier that incorporates the basic multiplier principle, previously discussed in "Operation of a Multiplier". Because the design of this multiplier is based on the multiplication of two input currents to produce an output current it is necessary to convert the input voltages to input currents and the output current to an output voltage by inserting resistors at both input and output terminals. Fig. 1 shows the four-quadrant multiplier with its peripheral circuitry for nulling current unbalances.

The Bias Current (I<sub>IB</sub>) at Term. 3 sets the operating current level for the entire multiplier circuit by means of a current-source circuit. Therefore, it is essential that this bias current level remain constant under all operating conditions. To maintain this steady state, a temperature compensated zener diode is provided on the chip and connected to the Reference Voltage (Term.6).

Linearity of the differential amplifier transconductance function is accomplished by linearity compensators as shown

in Fig. 1. To correct low-level signal unbalances that male occur between Differential Amplifiers A and B, an extern potentiometer is connected to Terminals 7 and 8 (See Fig. 1). The Current Converter circuit, which consists of a set of current mirrors, supplies the output current ( $I_1 - I_2$ ). It important that circuit unbalances be corrected prior 1 operation. Table I describes the alignment procedures for correcting these unbalances.

A multifunctional circuit board (Figs. 16 and 17) is availab for performing the four basic applications, such as, multiplying, dividing, squaring and taking the square root.

When the CA3091D is used as a multiplier (Fig. 18) or as squarer (Fig. 18) only the basic pheripheral circuitry on th multifunctional circuit board is utilized and the genera purpose operational amplifier (CA3741T) is disabled fror operation. Follow the ac alignment procedures for these tw applications before operating the circuit.

When the CA3091D is used as a divider (Fig. 20), the operational amplifier is required in order to provide the proper negative feedback. The limitations for operation as a divider are that  $0 < V_V \le 10V$  and  $-10V \le V_Z \le 10V$ . Note the range of  $V_V$  is limited to the positive polarity, if  $V_V$  was permitted to go negative, the feedback loop would go positive and, thereby, create an unstable operating condition

Alignment of the divider (Fig. 19) differs from multiplier and squarer alignment because of the additional variances introduced by the operational amplifier. A coupling capacitor i

Table I

AC Alignment Procedures For CA3091D, Four-Quadrant Multiplier
(Refer to Fig. 16, for circuit pertaining to following alignment procedures.)

Step	Voltage	Setting	Control	Test		
No.	V <sub>x</sub>	Vy	Adjust	Equipment Used	Measure	Notes
1	-	_	_	_	-	Set all potentiometers to center of range.
2	0	VIM	x Balance	AC VM	v <sub>o</sub>	Adjust for a minimum reading.
3	0	VIM	Linearity	AC VM	v <sub>o</sub>	Adjust for a minimum reading.
4	-	-	-	-	-	Repeat Steps 1 and 2 until no further improvement is noted.
5	V <sub>IM</sub>	0	y Balance	AC VM	٧o	Adjust for a minimum reading.
6	0	0	Zero Output	DC VM	٧o	Adjust for zero output.
7	VMID	VMID	R <sub>k</sub>	AC/DC VM	νo	Adjust for $V_{MID}^2/10$ at the output.
8	-	-		-	-	Check multiplier for alignment in all four quadrants.

VIM — Is the maximum AC swing of the sine wave that will be applied to the multiplier. A 20-volt p-p value is the nominal maximum swing of the AC sine wave with input resistors of 50 kilohms.

 $V_{MID}$  — An AC or DC voltage that approximately satisfies the equation  $V_{MID} = V_{IM} / \sqrt{2}$ . For example, if a 50-kilohm resistor is used with a 7-volt input, then  $R_k$  should be adjusted for a 4.9-volt output.

provided at the output of the divider alignment circuit in order to separate the ac signal from the dc signal and, thus, avoid interaction between the calibrating potentiometers.

The alignment procedure for the square-rooter function (Fig. 21) is identical to the alignment procedure for the divider function. The input voltage range is limited to  $0 < V_\parallel \leqslant 10V$ . This limitation is necessary in order to prevent the output voltage  $(V_0)$  from latching to the negative output saturation voltage of the operational amplifier. Table II describes the divider alignment procedure.





Fig.16—Typical multifunction circuit arrangement utilizing the CA3091D and CA3741T.








Fig.17—Photographs of a printed-circuit board for multifunction applications (multiplier, squarer, divider, square rooter) utilizing the CA3091D and CA3741T.


Table II - Divider Alignment Procedure

	S	et			Test		
Step No.	v <sub>z</sub>	V <sub>y</sub>	Measure	Output Coupling	Equipment Used	Adjust	Notes
1	_	_	_	_	-	_	Set all potentiometers to center of range.
2	0	٧s	vo	ac	ac – VM	Ozero	Adjust for minimum reading.
3	0	10V dc	٧o	dc	dc – VM	×balance	Adjust for OV dc output.
4	٧s	٧s	٧o	ac	ac – VM	Ybalance	Adjust for minimum reading.
5	5V dc	5V dc	v <sub>o</sub>	dc	dc – VM	k <sub>adjust</sub>	Adjust for 10 V dc output.





b) Terminal connections for multiplying operation.



a) Circuit arrangement for multiplier or squarer operation.

c) Terminal connections for squarer operation.

Fig. 18—Multifunction circuit-board arrangement with terminal connections for multiplier and squarer operation.




Fig. 19-(a) Divider alignment circuit.






Fig.19—(b) Circuit to provide offset ac signal for use divider alignment procedure.




a) Circuit arrangement for divider operation.




b) Terminal connections for divider operation.

Fig.20—Multifunction circuit-board arrangement with terminal connections for divider operation.



a) Circuit arrangement for square-rooter operation.



b) Terminal connections for square-rooter operation.


Fig.21—Multifunction circuit—board arrangement with t minal connections for square-rooter operation.



# **Linear Integrated Circuits**

Monolithic Silicon

**CA3541D** 



# **Dual-Input Memory Sense Amplifier**

#### Features

- Complete dual input core memory sense amplifier
- Two available outputs: —Saturated logic output
  - -Linear output (positive output for either polarity input)
- Nominal threshold voltage: 17 mV
- Adjustable threshold: 10 to 35 mV
- Low threshold uncertainty range: ±3 mV
  - Fast overload recovery time: -Differential-Mode: 15 ns typ.
    - -Common-Mode: 30 ns typ.
- Independent channel gate and strobe terminals compatible with saturated logic levels
- Suitable for core memories having cycle times < 0.4  $\mu$  s
- Input offset voltage: 6 mV max.

RCA-CA3541D\*, a monolithic silicon integrated circuit, is a dual-input memory sense amplifier intended for core memory applications.

The sense amplifier, consisting of two differential input amplifiers, a common second stage amplifier, and an output logic gate (See Fig. 1), converts low-level core-memory "1" pulses to saturated logic-level output pulses. Either one of the input amplifiers may be gated ON with a saturated logic signal so that an incoming "1" pulse of positive or negative polarity can be detected from either of two sense lines.

The CA3541D features an external switching threshold adjustment, plus its gate and strobe inputs are compatible with saturated logic levels. The sense amplifier is suitable for operation with core memories having cycle times equal to or greater than 0.4  $\mu$ s and is unilaterally interchangeable with industry types 1541L and 1441.

The CA3541D is supplied in 14-lead dual-in-line ceramic package and is rated for operation over the full military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

<sup>\*</sup>Formerly Developmental Type TA5820.




Fig. 1 — Functional block diagram of the CA3541D.

### MAXIMUM RATINGS, Absolute Maximum Values, at TA = 25°C

Except for Differential Input Voltage, all voltages are measured with respect to ground	d (Term	. 8).
DC Supply Voltage:		
V <sup>+</sup> (Term. 2)	+10	٧
V <sup>-</sup> (Term. 7)	-10	V
Differential Input Voltage	±5	V
Common-Mode Input Voltage	±5	V
"A" or "B"-Gate Input Voltage*	V- to	· V+
Strobe Terminal Voltage	V to	+6V
Output Terminal Load Current	± 25 r	nΑ
Device Dissipation:		
Up to T <sub>A</sub> = 75°C	750 n	nW
Above T <sub>A</sub> = 75°C Derate Line	early 8 m	w/oc
Ambient Temperature Range:		
Operating	55 to +12	25 °C
Storage	65 to +15	50 oC
Lead Temperature (during soldering):		
At distance not less than 1/32 inch (0.79 mm) from		•
case for 10 seconds max.	+2	65 °C

<sup>\*</sup> Note: The "A" or "B"-Gate Input Voltage is also referred to, as the Channel-Gate Input Voltage.




Fig. 2 - Schematic diagram of the CA3541D.

### **ELECTRICAL CHARACTERISTICS\***

		TEST CONDITIONS								
CHARACTERISTICS	SYMBOLS	Circuit	V <sup>+</sup> = 5V, V V <sub>TH</sub> ADJ. = -5V ± 1%, (Term. 13)	T <sub>A</sub> = 25°C (unless indicated	Typical Charac- teristics Curves	LIMITS			UNITS	
		Fig.	C <sub>EXT</sub> = 0.01 μF	otherwise)	Fig.	MIN.	TYP.	MAX.	1	
Static (DC) Characteristics								-		
Power Dissipation	PD	_			-	-	140	180	mW	
Input Offset Current	110	4			-	-	1	2	μΑ	
Input Bias Current:			1				1 _	05		
T <sub>A</sub> = 25°C	¹ıв	4		v <sub>5</sub> = v <sub>6</sub> =	-		5	25	μΑ	
$T_A = -55^{\circ}C$				L		<u> </u>		50		
Output Voltage:		_		V <sub>3</sub> = V <sub>4</sub> =					l	
High Low —	Voн	5	I <sub>OM</sub> = 200 μA	0		3		<del>  -</del>	<u> </u>	
		_	V <sub>14</sub> = 5 V,					350	mv.	
$T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	→ VoL	5	Ig = 10 mA	Ì	-	-	-	400		
Strobe Load Current	Is	_	V <sub>12</sub> = 0		T -	-	-	1.5	mA	
Strobe Reverse Current:			<u> </u>		<b>†</b>		1	2		
$T_A = 25^{\circ}C$	ISR	_	V <sub>12</sub> = 5V		-		<del>  -</del>	<del></del>	μΑ	
T <sub>A</sub> = 125 <sup>o</sup> C								25		
Input Gate Load Current	l <sub>G</sub>	_	V <sub>10</sub> = V <sub>11</sub> = 0		-	-	-	2.5	mA	
Input Gate Reverse Current:			V <sub>10</sub> = V <sub>11</sub> = 5V			_	_	2	μΑ	
T <sub>A</sub> = 25°C	<sup>I</sup> GR	-			-	<del>  </del>	+	25		
T <sub>A</sub> = 125°C			l		<u> </u>	<u> </u>	<u> </u>		<u> </u>	
Switching Characteristics			<del>,</del>							
Input Threshold Voltage:	VTH	6	6		7a,	14	17	20	mV	
$T_A = 25^{\circ}C$ $T_A = -55 \text{ to } 125^{\circ}C$	_				b,c,d	12	17	22		
Input Offset Voltage	Vio	6	+		<b></b>		1	6	mV	
	V 10				<b> </b>	ļ	+-'	-	""	
Input Gate Voltage: High	Vgн	6	V3 = V5 = 25 mV,		1	-	1.6	_	١.,	
Low	V <sub>GL</sub>	۰	V4 = V6 = 0			_	0.7	_	<b>†</b>	
Common-Mode Range:			<del> </del>		<del> </del>	_	±1.5	<del>                _     _</del>		
Input Gate High	V <sub>CM</sub>	8			-	<del>-</del> -	±1.5	<del>  _</del>	V	
Input Gate Low							1.5			
Differential-Mode Range:	V <sub>DH</sub>				1	_	±600	-	mV	
Input Gate High Input Gate Low	- V	9			-	<u> </u>	±1.5	<del> </del>	V	
<del></del>	V <sub>DL</sub>				ļ	<b></b>	<b>-</b>	<del> </del> -	├	
Propagation Delay: Input to Amplifier Output	tIA		V <sub>3</sub> = 25 mV (pulse	ed)	_	_	10	15	Ì	
Input to Output	tio	6	V <sub>12</sub> = 2V	,			20	30	ł	
	1 ,10		<del> </del>		<del>                                     </del>	<del> </del>	+	+ ==	1	
Strobe to Output	tso	11	V <sub>3</sub> = V <sub>4</sub> = V <sub>5</sub> = V <sub>6</sub>	6 = 0,	_	_	15	20	ns	
			V <sub>12</sub> = 2V (pulsed)			ļ	<del> </del>	ļ	ł	
Gate Input to Amplifier Output	<sup>t</sup> GA	13	V <sub>11</sub> = 2V (pulsed)		1		10	15	-	
Gate Input to Amplifier Input	tGI	12	V <sub>3</sub> = 25 mV				30	35	<del> </del>	
Common-Mode Recovery Time:		8	VV15.3			-	15	30	ns	
Input Gate High Input Gate Low	tCMR	8	V <sub>3</sub> = V <sub>5</sub> = 1.5 V			-	15	30	1 '''	
Differential-Mode	-		<del> </del>				+	<del>                                     </del>	<del> </del>	
Recovery Time:						_	30	_		
Input Gate High	<sup>t</sup> DR	9	V <sub>3</sub> = V <sub>5</sub> = 400 mV	/	-		<del> </del>	+	ns	
Input Gate Low	1				]	-	0	-	1	

Note: A section on Terms, Symbols, and Definitions covering the items shown in the Electrical Characteristics Chart is shown on Pages 7 and 8.




Fig. 3 – Typical operational wave forms.




Fig. 4 — Input bias (I<sub>IB</sub>) and input-offset current (I<sub>IO</sub>) test circuit.




Fig. 5 — Test circuit for measurement of low  $(V_{OL})$  and high  $(V_{OH})$  output voltage levels.




Fig. 6 — Threshold propagation delay, gate and input-offset test circuit with associated pulse wave forms.




Fig. 7a - Input V<sub>TH</sub> vs. T<sub>A</sub>.




Fig. 7b - Input V<sub>TH</sub> vs. V<sub>TH</sub> (ADJ.).




Fig. 7c - Input V<sub>TH</sub> vs V<sup>-</sup>.






Fig. 7d - Input V<sub>TH</sub> vs. input pulse width.





92CM-19400

Fig. 8 — Common-mode input range test circuit with associated pulse wave forms.




Fig. 9 — Differential-mode input range and recovery test circuit with associated pulse wave forms.




Fig. 10 — Input-output transfer characteristics.




Fig. 11 – Strobe to output test circuit with associated pulse wave-forms.




Fig. 12 — Gate input to amplifier input (t<sub>GI</sub>) test circuit with associated pulse wave forms.




Fig. 13 — Gate input to amplifier output  $(t_{GA})$  with associated pulse wave forms.

### TERMS, SYMBOLS, AND DEFINITIONS

TERMS	SYMBOLS	DEFINITIONS
*Input Bias Current	IIB	The average input current defined as (13+14+15+16)/4.
Channel Gate Lead Current	IG	The amount of current drain from the circuit when the channel gate input (Term. 10 or 11) is grounded.
Channel Gate Reverse Current	<sup>I</sup> GR	The leakage current when the channel gate input (Term. 10 or 11) is high.
*Input Offset Current	110	The difference between amplifier input current values $\left 1_3-1_4\right $ or $\left 1_5-1_6\right $ .
Strobe Load Current	¹s	The amount of current drain from the circuit when the strobe terminal is grounded.
Strobe Reverse Current	ISR	The leakage current when the strobe input is high.
*Power Dissipation	$P_{D}$	The amount of power dissipated in the unit.
Common-Mode Recovery Time	<sup>t</sup> CMR	The time required for the voltage at Term. 14 to be within 100 mV of the DC value (after overshoot or ringing) as referenced to the 10% point of the trailing edge of a common mode overload signal.
Differential Recovery Time	<sup>t</sup> DR	The time required for the device to recover from the specified differential input prior to strobe enable as referenced to the 10% point of the trailing edge of an input pulse. The device is considered recovered when the threshold with the overload signal explied is within 1.0 mV of the threshold with no overload input.
Minimum Time Between Channel Gate Input and Signal Input	<sup>t</sup> GI	The minimum time between 50% point of channel gate input (Term. 10 or 11) and 50% point of signal input (Terms, 3, 4, 5, or 6) that still allows a full width signal at amplifier output.
Propagation Delay — Channel Gate Input to Amplifier Output	<sup>t</sup> GA	The time required for the amplifier output at Term 1 to reach 50% of its final value as referenced to 50% of the input gate pulse at Term. 10 or 11 (amplifier input = 25 mV DC).
Propagation Delay — Input to Amplifier Output	<sup>t</sup> IA	The time required for the amplifier output pulse at Term. 1 to achieve 50% of its final value referenced to 50% of the input pulse at Terms 3 and 4 or 5 and 6.
Propagation Delay — Input to Output	<sup>t</sup> IO	The time required for the gate output pulse at Term. 9 to reach the 1.5-volt level as referenced to 50% of the input at Terms. 3 and 4 or 5 and 6.

Terms, Symbols, and Definitions continued on next page.


### TERMS, SYMBOLS, AND DEFINITIONS - cont'd


TERMS	SYMBOLS	DEFINITIONS
Strobe Propagation Delay to Output	<sup>t</sup> SO	The time required for the output pulse at Term. 9 to reach the 1.5-volt level as referenced to the 1.5-volt level of the strobe input at Term. 12.
Maximum Common-Mode Input Range	V <sub>ICR</sub>	The common-mode input voltage which causes the output voltage level of the amplifier to decrease by 100 mV. (This is independent of the channel gate input level.)
Maximum Differential Input Range — Gate Input High	$V_{DH}$	The differential input signal which causes the input stage to begin saturation.
Maximum Differential Input Range — Gate Input Low	$V_{DL}$	The differential input signal which causes the output voltage level of the amplifier to decrease by 100 $\mbox{mV}_{\rm .}$
Channel Gate Input Voltage High	$v_{GH}$	The gate pulse amplitude that allows the amplifier output pulse to just reach 100% of its final value. (Amplifier input is set at 25 mV DC).
Channel Gate Input Voltage Low	$v_{GL}$	The gate pulse amplitude that allows the amplifier output to just reach a 100-mV level. (Amplifier input is set at 25 mV DC).
Input Offset Voltage	$v_{10}$	The difference in $V_{\mbox{\scriptsize TH}}$ between inputs at Terms. 3 and 4 or 5 and 6.
*Output Voltage High	Voн	The high-level output voltage when the output gate is turned off.
*Output Voltage Low	V <sub>OL</sub>	The low-level output voltage when the output gate is saturated and the output sink current is $10\ \text{mA}.$
Input Threshold	V <sub>TH</sub>	The input pulse amplitude at Terms. 3, 4, 5, or 6 that causes the output gate to just reach the low-level output voltage ( $V_{OL}$ ).

<sup>\*</sup> Standard JEDEC Term, Symbol, and Definition

### **DIMENSIONAL OUTLINE**

### 14-Lead Dual-In-Line Ceramic Package





### JEDEC MO-001-AD

SYMBOL	INC	HES		MILLIMETERS			
SIMBOL	MIN	MAX	NOTE	MIN	MAX		
A	.120	.160		3.05	4.06		
A1.	.020	.065		.51	1.65		
В	.014	.020		.356	. 508		
В	.050	.065		1.27	1.65		
C	.008	.012		. 204	.304		
D	.745	.770		18.93	19.55		
E	. 300	.325		7.62	8.25		
E	. 240	. 260	1	6.10	6.60		
e1	. 100	TP	2	2.54	TP		
eA.	.300	) TP	2, 3	7.62	TP		
L	.125	. 150		3.18	3.81		
L <sub>2</sub>	.000	.030		.000	.76		
а	00	150	4	00	150		
N	1	4	5	5 14			
וא		0	6	0			
Q <sub>1</sub>	.050	.085		1.27	2.15		
S	.065	.090		1.66	2.28		

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. e applies in zone L2 when unit installed.
- 4. α applies to spread leads prior to installation
- 4. Capplies to spread leads prior to installation
  92SS-4411R1 5. N is the maximum quantity of lead positions.
  6. Na is the quantity of allowable missing leads.



## **Digital Integrated Circuits**

CD2500E CD2501E CD2502E CD2503E

# BCD to 7-Segment Decoder-Drivers

Monolithic Silicon

RCA CD2500E series 7-Segment Decoder-Drivers are monolithic MSI integrated circuits which decode BCD (8-4-2-1 code) inputs to 7-line outputs representing a decimal number from 0 to 9 on 7-segment incandescent display devices.

RCA CD2500E and CD2501E are 30 mA per-output-line devices designed for use with incandescent display devices such as the RCA DR2000 and DR2010. The CD2500E, in addition to the outputs for the 7-segment display device, has a decimal point output; the CD2501E also has a special-feature, a terminal to provide for ripple blanking output and intensity control input. The ripple blanking output blanks out all non-significant zeroes in the numerical display. The ripple blanking output terminal is also available for use as an intensity control input from an external variable pulse-width control source, as shown in Fig. 7.

RCA CD2502E and CD2503E are 80 mA-per-line versions of the CD2500E and CD2501E, respectively, and are designed for use with high-current lamps and relays.

RCA CD2500E series devices are supplied in 16-lead dual in-line plastic packages which can be used over the operating temperature range of  $0^{\circ}$  C to +  $75^{\circ}$  C.

# 30mA and 80mA/Segment

DECODER-DRIVERS
For Use With
Low-Voltage Digital
Display Devices,
Lamps, and Relays







Fig. 1-CD2500E and CD2502E (with decimal point)

### FEATURES:

- High current sinking capability for direct display driving
- Intensity control provision
- BCD inputs are compatible with commercially available DTL & TTL devices
- Lamp test provision
- 5 V power supply
- Clamp diodes on all inputs
- Lamp supply up to +8 volts
- Ripple blanking capability
- Decimal point output
- Over-range detection (automatic blanking of display device when BCD input > 9)




Fig. 2-CD2501E and CD2503E (with ripple blanking and intensity control provision)


### ABSOLUTE MAXIMUM RATINGS at 25°C unless otherwise specified:


### Power Supply Voltage:

Continuous (0°C to + 75°C)	- 0.5 to	+ 5.5 V
Pulsed (duration 1 second)	- 0.5 to	+ 8 V
Input Voltage	- 0.5 to	+ 5.5 V
Output Voltage (open collector transistor)	- 0.5 to	+ 8 V
Operating Temperature Range	0°C to	+ 75°C
Storage Temperature Range	65 °C to	+ 150°C

### ELECTRICAL CHARACTERISTICS at Ambient Temperature $(T_{\mbox{\scriptsize A}})$ Indicated

CHARACTERISTICS	SAMBULS	MEASUREMENT	EASUREMENT TEST 00		0°C		+ 25 <sup>0</sup> C		+ 75 <sup>0</sup> C		UNITS	
CHARACTERISTICS	SIMBULS	TERMINALS	COND	CONDITIONS		MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	011113
Input High Voltage		1, 2, 5, 6, & 7		eshold voltage	2.0	<u> </u>	2.0			2.0		\ \ \
(Logic 1)	VIH	3	V <sub>CC</sub> = 4.75 V Ground all ot		2.4		2.4	_		2.4	-	v
Input Low Voltage (Logic 0)	V <sub>IL</sub>	1, 2, 5, 6, & 7 3	Input low thre	shold voltage	-  -	0.85 0.45	- -	-	0.85 0.45	<u> </u>	0.85 0.45	v
		1, 2, 5, 6, & 7			-	- 1.6	-	- 1.0	- 1.6	_	- 1.6	
		3 { CD2501E CD2503E		V <sub>CC</sub> = 5.25 V	-	- 10.0	-	-	- 10.0	-	- 10.0	mA
Input Forward		3 { CD2500E CD2502E	V <sub>F</sub> = 0.45 V		-	- 10.4	-	-	- 10.4	-	- 10.4	
Current	lı_	1, 2, 5, 6, & 7	l .		-	- 1.41		_	- 1.41	_	- 1.41	
		3 CD2501E CD2503E	V <sub>F</sub> = 0 Terminal 3 only	V <sub>CC</sub> = 4.75 V	_	- 9.0	-	-	- 9.0		- 9.0	mA
		3 CD2500E CD2502E	,		_	- 9.4	-	_	- 9.4	_	- 9.4	
Input Reverse	l <sub>IH</sub>	1, 2, 5, 6, & 7	V <sub>CC</sub> = 5.25 V Terminal 3	<u> </u>		40	-		40	_	60	$\mu_{\mathbf{A}}$
Current			grounded	V <sub>R</sub> = 2.4 V		40	L -	_	40	-	40	
		9 thru 15 { CD2500E CD2501E CD2500E	V <sub>CC</sub> = 4.75 V I <sub>OL</sub> = 30 mA		-	0.40	-	0.30	0.40	-	0.40	
		∫ CD2501E	V <sub>CC</sub> = 5.25, 1	OL = 3.2 mA	-	0.45	-	0.30	0.45	-	0.45	1
Output Low Voltage	VOL	4 CD2503E	V <sub>CC</sub> = 4.75, I	OL = 2.82 mA	-	0.45	-	0.30	0.45	-	0.45	٧
		9 thru 15 { CD2502E CD2503E and 4 of CD2502E	V <sub>CC</sub> = 4.75 V I <sub>OL</sub> = 80 mA		_	1.0	-	0.60	1.0	_	1.0	
Output High Voltage	v <sub>он</sub>	9 thru 15 - All types and 4 of	V <sub>CC</sub> = 5 V I <sub>OH</sub> = 200 μA		8.0	_	8.0	-	-	8.0	1	٧
		4-CD2501E, CD2503E	V <sub>CC</sub> = 4.75 V,	OH = - 240 μA	2.4	-	2.4	-	-	2.4	-	
Input Capacitance	C <sub>IN</sub>	1, 2, 5, 6, & 7	V <sub>CC</sub> = 5.0 V		-	_	_	3	5	-	-	pF
Power Supply Current Drain		CD2501E CD2503E	V <sub>CC</sub> = 5.0 V	ut Currents = 0)	_	-	-	48	-	-	-	
(Terminal 16)	lcc <sup>L</sup>	CD2500E CD2502E	Terminal 3 G	•	-	-	-	50	-	_	-	mA





Transistor Q is "turned on" when BCD code equals 0 and Terminal 5 is at "10 Level" (Grounded). When BCD code is between 0 and 9, transistor Q is "open". Diode A and transistor are "open" when BCD code is > 9.

Fig. 4 - Equivalent output circuits




Fig. 5-Equivalent input circuit for terminals 1, 2, 5, 6 & 7



Fig. 6-Digital display device segment designation

### TRUTH TABLE

	0 =	Low Lev	NPUT el 1 = H	ligh Lev	el			0 =	Filamen	OUTF	UT = Filame	ent OUT	_			TUBE DISPLAY
D	С	В	A	L/T	DP	RBI	a	b	С	d	e	f	8	DPo	RB <sub>o</sub>	
х	x	х	х	0	-	X	0	0	0	0	0	0	0	-	1	$^{\tiny lacktriangle}$
0	0	0	0	1	-	0	1	1	ı	1	1	1	1	-	0	$\bigcirc$
0	0	0	0	1	_	1	0	0	0	0	0	0	1	-	1	
0	0	0	1	1	-	X	1	0	0	1	1	1	1	-	1	
0	0	1	0	1	-	X	0	0	1	0	0	1	0	-	1	2
0	0	1	1	1	-	X	0	0	0	0	1	1	0	-	1	3
0	1	0	0	1	-	X	1	0	0	1	1	0	0	-	1	9
0	1	0	1	1	-	X	0	1	0	0	1	0	0	-	1	(5)
0	1	1	0	1	-	X	0	1	0	0	0	0	0	-	1	<b>(</b> 5)
0	1	1	1	1	-	X	0	0	0	1	1	1	1	-	1	
1	0	0	0	1	-	X	0	0	0	0	0	0	0	-	1	(8)
1	0	0	1	1	_	х	0	0	0	0	1	0	0	_	1	9
1	0	1	0	l	-	X	1	1	1	1	1	l	1	-	1	
1	0	1	1	1	-	X	1	1	1	1	1	1	1	-	1	
1	1	0	0	1	-	X	1	1	1	1	1	1	1	-	1	
1	1	0	1	1	-	X	1	1	1	1	1	1	1	-	1	
1	1	1	0	1	-	Х	1	1	1	1	1	1	1	-	1	
1	1	1	1	1		X	1	1	1	1	1	1	1	_	1	$\bigcirc$
-	-		-	1	1	-	-	-	-	-	-		-	0	-	$\bigcirc$
-	-	_	-	1	0	-	-	_	_	-	_	-	_	1	-	0
-	-	-	-	0	x	-	-	-	-	-	-	-	-	0		$\odot$


X = Don't care (0 or 1 entry has no effect)

L/T = Lamp test

DP = Decimal Point Input

DP<sub>0</sub> = Decimal Point Output

RB<sub>f</sub> = Ripple Blanking Input RB<sub>0</sub> = Ripple Blanking Output



- Resistor pull-up output T<sup>2</sup>L, DTL, or RTL inverter.
- \* Suppression of the non-significant zeroes (at both extremes of the display) is accomplished by grounding the RB<sub>1</sub> terminal of the devices associated with the most significant digit of the whole part of the number displayed and the least significant digit of the fractional portion of that number.

Fig. 7 - Typical ripple blanking and intensity control application diagram using RCA CD2501E and display devices DR2000 or equivalents (See Table A)




Fig. 8-Typical decimal point feature application diagram using RCA CD2500E and RCA display device DR2010 (or equivalent)


9205-15751


TABLE A

DISPLAY DEVICE TYPE	TYPE OF DISPLAY	CHARACTERISTICS
DR2000		Required Driving Current = 24 ± 2 mA per segment
DR2010	x	0.6" Letter height

CD2500E-CD2503E File No. 392

# DIMENSIONAL OUTLINE 16-Lead Dual-In-Line Plastic Package JEDEC M0-001-AC





SYMBOL	INC	HES		MILLIMETERS			
STMBUL	MIN	MAX	NOTE	MIN	MAX		
A	.155	.200		3.94	5.08 `		
Aı	.020	.050		.51	1.27		
В	.014	.020		.356	.508		
В	.035	.065		.89	1.65		
С	.008	.012		.204	.304		
D	.745	.785		18.93	19.93		
E	.300	.325		7.62	8.25		
Εį	. 240	. 260	1 1	6.10	6.60		
e1	. 100	TP	2	2.54 TP			
eA.	.300	TP	2, 3	7.62 TP			
L	. 125	.150		3.18	3.81		
L <sub>2</sub>	.000	.030		.000	.76		
а	00	150	4	00	150		
N	1	6	5	16			
ן א	0		6	(	)		
Q1	.040	.075		1.02	1.90		
S	.015	.060		.39	1.52		

### NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- 2. Leads within .005'' (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.



# Digital Integrated Circuits CD2150 CD2152 CD2151 CD2153

# ULTRA-HIGH-SPEED ECCSL<sup>A</sup> GATES OR/NOR-Positive Logic

Monolithic Silicon

Each device in this series is comprised of a single monolithic silicon chip which includes the logic elements and a reference-threshold supply voltage.

### CD2150 DUAL FOUR-INPUT OR/NOR GATE

Two gates, each having four inputs and two outputs (one OR and one NOR)

### CD2151 DUAL FOUR-INPUT OR/NOR GATE - With "Phantom OR" Output Capability

Same as CD2150 except "NOR" output resistors eliminated to allow NOR outputs from these gates to be connected together and also combined with the outputs from any other CD2150-series gate to perform "Phantom OR" function.

### CD2152 EIGHT-INPUT OR/NOR GATE - With "Phantom OR"-Output Capability

One OR and one NOR output each with an available termination resistor. When resistors are not used outputs can be combined with outputs from any other CD2150-Series gate to perform "Phantom-OR" function.

### CD2153 QUADRUPLE TWO-INPUT NOR GATE - With "Phantom-OR" Output Capability


Four gates, each having two inputs and one NOR output. Omission of terminating resistors at each output permits the outputs from these gates to be combined with the output from any other CD2150-series gate to perform "Phantom OR" function.

 $\textbf{Applications:} \hspace{0.1in} \textbf{3rd} \hspace{0.1in} \textbf{Generation} \hspace{0.1in} \textbf{Business} \hspace{0.1in} \textbf{Computers.} \hspace{0.1in} \textbf{High-Speed} \hspace{0.1in} \textbf{Commercial, Industrial, and Scientific Computers.} \\$ 

Features: • inherent exceptionally high speed


result of non-saturated transistor operation . . . tpd: 3.6 ns (fan-out 1 + 10 pF) 7.3 ns (fan-out 6 + 60 pF)

- ullet excellent noise immunity....  $\pm 350$  mV typical (40% of logic swing) 100% tested for  $\pm 255$  mV at  $25^{o}C$
- capable of driving 100-ohm
  - terminated transmission lines . . . . . . . . . . insures maximum signal transmission without distortion
- emitter-follower low-impedance outputs. . . . . . . . . . . . permits large fan-out driving capability
- constant power supply drain . . . . . . . . . . . . . . . . simplifies power distribution in equipment, minimizes power supply noise and ground lead noise
- complementary OR/NOR outputs . . . . . . . . reduces number of gates, simplifies logic design
- +10 to +60°C operating temperature range . . . . . . . . . . . for commercial and industrial equipment
- •14-lead hermetically sealed ceramic and metal flat package
- Associated Application Note, ICAN-5025 "Application of RCA CD2150, CD2151, and CD2152 Logic Gates"





<sup>▲</sup> Emitter-coupled current-steered logic, pronounced "EXCEL".

### SCHEMATIC DIAGRAMS




\* CD2151 is identical with CD2150 except that  $R_1$  and  $R_{13}$  are eliminated ("NOR" outputs are unterminated).





### FUNCTIONAL DIAGRAMS



\* CD2151 is identical with CD2150 except that CD2151 does not have resistors between Output Terminals 1 and 4 and VEE Terminal 3 (see Schematic Diagrams: Figs. 1a and 1b).

## CD2152 GND. -VEE-0 [ (b) 9205-13328




Fig. 3

CURRENT

±15 mA

±15 mA

### ABSOLUTE-MAXIMUM LIMITS:

STORAGE-TEMPERATURE RANGE......55°C to +150°C OPERATING-TEMPERATURE RANGE . . . . . . . +10°C to +60°C DC SUPPLY VOLTAGE (BETWEEN TERMINALS 3 AND 2). . . . -7 V

TERMINAL VOLTAGE AND/OR CURRENTS:

**FUNCTION** 

TERMINAL

13

14

CD

2150, CD215	1, CD2153	
NCTION	VOLTAGE	CURREI

-5 V, + 2 V

-5 V, + 2 V

1	ОИТРИТ	-	±15 mA
2	REFERENCE	0 V	-
3	VEE	-7 V	±100 mA
4	OUTPUT	•	±15 mA
5	INPUT	-5 V, + 2 V	±15 mA
6	INPUT	-5 V, + 2 V	±15 mA
7	INPUT	-5 V, + 2 V	±15 mA
8	INPUT	-5 V, + 2 V	±15 mA
9	OUTPUT	-	±15 mA
10	OUTPUT	-	±15 mA
11	INPUT	-5 V, + 2 V	±15 mA
12	INPUT	-5 V, + 2 V	±15 m <b>A</b>

ALL VOLTAGES REFERENCED TO TERMINAL No.2

INPUT

INPUT

CD2152

TERMINAL	FUNCTION	VOLTAGE	CURRENT		
1	OUTPUT RESISTOR	•	±15 mA		
2	REFERENCE	0 V	-		
3	VEE	-7 V	±100 mA		
4	OUTPUT RESISTOR	-	±İ5 mA		
5	OUTPUT	-	±15 mA		
6	INPUT	-5 V, + 2 V	±15 mA		
7	INPUT	-5 V, + 2 V	±15 mA <sub>.</sub>		
8	INPUT	-5 V, + 2 V	±15 mA		
9	INPUT	-5 V, + 2 V	±15 mA		
10	OUTPUT	-5 V, + 2 V	±15 mA		
11	INPUT	-5 V, + 2 V	±15 mA		
12	INPUT	-5 V, + 2 V	±15 mA		
13	INPUT	-5 V, + 2 V	±15 mA		
14	OUTPUT	-	±15 mA		

### RECOMMENDED MAXIMUM OPERATING LIMITS (TA = +10° to +60°C)

Terminal No.2 (GROUND) . . . . . . . . . . n v Terminal No.3 (V<sub>FF</sub>)..... -5.5 V -0.65 V Each Output . . . . . . . . . . . . . connected to -1.68 V through 100  $\Omega$  resistor

ELECTRICAL CHARACTERISTICS
For Definitions and Symbols see JEDEC Format MED-1 (9/17/65)
OPERATING CONDITIONS

LIMITS CD2150 CD2151 **PARAMETERS** SYMBOLS CD2152 CD2153 Min. Units Typ. Max. +10 +25 ٥С Operating Temperature  $T_A$ +60 Vcc 0 0 0 ٧ DC Supply Voltages VEE -4.5 -5.5 ٧ CD2150 4 Fan-In Per Gate CD2151 4 CD2152 CD2153 2 Fan-Out Per Gate (Each output connected to 6 -1.6 V ± 5% through a 100- $\Omega$  resistor) Fan-Out Per Gate N 12 (without 100- $\Omega$  termination) "Phantom-Or" Output 10\* Combinations

STATIC CHARACTERISTICS at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -5 \text{ V}$ 

					LIMITS				TYPICAL	
CHARACTERISTICS (For Definitions & Symbols see JEDEC Format MED-1 (9/17/65)		SPECIAL TEST CON	TEST CIRCUITS	CD2150 CD2152		CD2151 CD2153		CHARACTERIS- TICS CURVES		
				Fig.	Min.	Тур.	Max.	Units	Fig.	
		Outputs Unload	ded	4(c)	•	-1.6	-1.53	٧	4(a)	
"0" Output Voltage	Vou⊤"0*	Each output conne -1.6 V through 100	_	4(c)		-1.6	-1.53	>	4(b)	
		Outputs Unload	ed	4(c)	-0.8	-0.76	-	٧	4(a)	
"1" Output Voltage	VOUT"1"	Each output connected to -1.6 V through 100 $\Omega$		4(c)	-0.85	-0.8	-	v	4(b)	
Maximum DC Input Current	I <sub>IN</sub> (max.)	VIN to each input quentially)= -0.8		7		0.1	0.186	mA	6	
Noise Immunity (VIN"1")		V <sub>IN</sub> to each input quentially) = -0.8 $t_W \triangle V^{\bullet} \ge 15$ ns		-	-0.275	-0.35	•	٧	5(c)	
Noise Immunity (VIN*0*)		V <sub>IN</sub> to each input (sequentially) = -1.53 V $t_W \triangle V^{\bullet} > 15$ ns		_	0.255	0.33	-	٧	5(c)	
			CD2150	8(b)	-	44	58	mA	8(a)	
Power Supply		VIN to each	CD2151	9(b)	-	35	47	mA	9(a)	
Current Drain	IEE	input = -0.8 V	CD2152	10(b)	•	40	39	mA	10(a)	
			CD2153	11(b)	-	35	47	mA	11(a)	

### ELECTRICAL CHARACTERISTICS cont'd For Definitions and Symbols see JEDEC Format MED-1 (9/17/65)

DYNAMIC CHARACTERISTICS at TA =  $25^{\circ}$ C, V<sub>CC</sub> = 0 V, V<sub>EE</sub> =  $-5 \pm 0.05$  V


		SPECIAL TEST CONDITIONS	TEST	LIMI	TS	TYPICAL	
CHARACTERISTICS	SYMBOLS	N = NUMBER OF OUTPUT LOADS COUT = TOTAL ADDED	CIRCUITS AND WAVEFORMS	CD2150 CD2151 CD2152 CD2153		CHARACTERIS- TICS CURVES	
		OUTPUT CAPACITANCE	Fig.	Typical Units		Fig.	
"0" Propagation Delay Time	t <sub>pd</sub> 0	N = 6 C <sub>OUT</sub> = 60 pF	12(e,f,g)	8.2▲	ns	12(a)	
"1" Propagation Delay Time	<sup>t</sup> pd1	N = 6 C <sub>OUT</sub> = 60 pF	12(e,f,g)	6.3	ns	12(b)	
"0" Transition Delay Time	t <sub>d0</sub>	COUT = 60 pF	13(c,d,e)	4.4▲	ns	13(a)	
"1" Transition Delay Time	t <sub>d1</sub>	COUT 60 pF	13(c,d,e)	3.4	ns	13(a)	
"0" Transition Time	t <sub>0</sub>	COUT = 60 pF	13(c,d,e)	6.6▲	ns	13(b)	
"1" Transition Time	t <sub>1</sub>	COUT = 60 pF	13(c,d,e)	4.9	ns	13(b)	


- \* Each CD2150 output may be combined with up to 9 CD2151, CD2152, or CD2153 gate outputs, but not with the output of another CD2150 gate.
  - Each CD2151 NOR output may be combined with up to 9 CD2151, CD2152, or CD2153 gate outputs, and the output of 1 CD2150 gate.

Each CD2152 output may be combined with up to 9 CD2151, CD2152, or CD2153 gate outputs, and the output of 1 CD2150 gate.

- $t_W \triangle v$  = Pulse having duration  $t_W$  superimposed on  $v_{IN}$ .
- $\mbox{\hfill}$  These "0" switching times may be improved by connecting each output.terminal to -1.6 V through a 100-  $\Omega$  resistor.

## STATIC ELECTRICAL CHARACTERISTICS AND TEST SETUP "0" and "1" OUTPUT-VOLTAGE LEVELS vs TEMPERATURE





(c)

Fig.4


Note: When testing CD2151 in this circuit, 500– $\Omega$  resistors must be added from NOR Outputs (Terminals No.1 & No.4) to -5 V.

When testing CD2152 in this circuit, connect Terminal No.4 to Terminal No.5, and Terminal No.1 to Terminal No.14.


When testing CD2153 in this circuit, 500-  $\Omega$  resistors must be added from each output (terminals Nos.1, 4, 9, and 10) to -5 V.

### STATIC ELECTRICAL CHARACTERISTICS


### TYPICAL TRANSFER & CROSSOVER CHARACTERISTICS vs TEMPERATURE



(a) Transfer Characteristics (Outputs Unloaded)



(b) Transfer Characteristics (Outputs Loaded)




(c) Crossover Characteristics (Outputs Unloaded)


Fig.5

### STATIC ELECTRICAL CHARACTERISTICS AND TEST SETUPS

### TYPICAL INPUT CHARACTERISTICS



# TRANSFER, CROSSOVER, AND INPUT CHARACTERISTICS TEST SETUP



 $V_{CC}$  (Terminal No.2) = 0 V  $V_{EE}$  (Terminal No.3) = -5 V


Note: When testing CD2151 in this circuit, 500– $\Omega$  resistors must be added from NOR Outputs (Terminals No.1 & No.4) to -5 v.


When testing CD2152 in this circuit, connect Terminal No.4 to Terminal No.5, and Terminal No.1 to Terminal No.14.

When testing CD2153 in this circuit,  $500-\Omega$  resistors must be added from each output (Terminal Nos.1, 4, 9, and 10) to -5 V.

Fig.7


### CURRENT DRAIN vs TEMPERATURE FOR CD2150






### STATIC ELECTRICAL CHARACTERISTICS AND TEST SETUPS


#### CURRENT DRAIN vs TEMPERATURE FOR CD2151



### CURRENT DRAIN vs TEMPERATURE FOR CD2152




### CURRENT DRAIN vs TEMPERATURE FOR CD2153



#### TYPICAL DYNAMIC ELECTRICAL CHARACTERISTICS

### PROPAGATION DELAY TIMES AND SWITCHING TIMES VS TEMPERATURE



# TYPICAL DYNAMIC ELECTRICAL CHARACTERISTICS AND TEST SETUP PROPAGATION DELAY TIMES AND SWITCHING TIMES VS TEMPERATURE cont'd

### TEST CONDITIONS:

Pulse-Generator Impedance Z <sub>0</sub>	οΩ
INPUT PULSE: to	ns
t <sub>1</sub>	ns
Amplitude0.1	8 V
Duration	ns
Repetition Rate 1 Me	c/s
CIN	хМ
COUT	хN
Oscilloscope Probe Impedance	мΩ
Type of Driving Circuit CD2150 (ty	/p.)
Type of Loading Circuit	/p.)
Bias on Unused Inputs See Table Be	low
Bias on Unused Outputs Outputs O	pen

### **BIAS TABLE**

OUTPUT	PARAMETER	v <sub>1</sub>	V2	
NOR	t <sub>pd0</sub> t <sub>pd1</sub>	MAX."ZERO" MIN."ONE"	MIN."ONE" MAX."ZERO"	
OR	<sup>t</sup> pd0 <sup>t</sup> pd1	MIN."ONE" MAX."ZERO"	MIN."ONE" MAX."ZERO"	


Note: When testing CD2151 in this circuit, 500-  $\Omega$  resistors must be added from NOR Outputs (Terminals No.1 & No.4) to -5 V.

When testing CD2152 in this circuit, connect Terminal No.4 to Terminal No.5, and Terminal No.1 to Terminal No.14.

When testing CD2153 in this circuit,  $500-\Omega$  resistors must be added from each output (Terminals Nos.1, 4, 9, and 10) to -5 V.


### (f) Test Conditions

Fig. 12




### (g) Propagation Delay Time Measurements on Waveforms






(a) "0" and "1" Transition Delay Times (td0 and td1)



(b) "0" and "1" Transition Times (to and t1)

Fig.13

# TYPICAL DYNAMIC ELECTRICAL CHARACTERISTIC TEST SETUP TRANSITION DELAY TIMES AND TRANSITION TIMES VS TEMPERATURE cont'd



TEST CONDITIONS:

Pulse-Generator	Impedance.		٠.							50 $\Omega$
INPUT PULSE:	to		٠.				٠.			2 ns
	$t_1\dots\dots$				٠.		٠.	 		2 ns
	Amplitude			٠.						-0.8 V
	Duration .				٠.		 	 		100 ns
	Repetition	Rate.					 	 		100 kc/s
CIN (Total Exclu	iding ICUT)						 	 		10 pF
C <sub>OUT</sub> (Total Ex	cluding ICU	T)						 		60 pF
Oscilloscope Pro	be Impedan	се					 	 		10 m $\Omega$
Bias on Unused I	nputs					٠.		MΑ	x.	"ZERO"
Bias on Unused (	Outputs							O	ıtn	uts Onen

Note 1: Adjust -V DC Input voltage to obtain Input bias(VTYP\*ONE\*) shown in Fig.4a corresponding to Test Temperature.

Note 2: When testing CD2151 in this circuit,  $500 \cdot \Omega$  resistors must be added from NOR outputs (Terminals No.1 & No.4) to -5 V. When testing CD2152 in this circuit, connect Terminal No.14 to Terminal No.5, and Terminal No.1 to Terminal No.14. When testing CD2153 in this circuit,  $500 \cdot \Omega$  resistors must be added from each output (Terminals 1, 4, 9, and 10) to -5 V.

#### (d) Test Conditions





Fig. 13

### DIMENSIONAL OUTLINE



### DIMENSIONS IN INCHES AND MILLIMETERS

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: Lead dimensions in this zone are not controlled because of irregularities in body and lead finish.

Lead spacing shall be measured within 0.030  $^{\rm m}$  (.762 mm) from the point of emergence from the body.



### **Digital Integrated Circuits**


**CD2154** 

ULTRA-HIGH-SPEED ECCSL\* GATES
NOR-Positive Logic
Monolithic Silicon

RCA CD2154 is comprised of four gates each having two nputs and one NOR output. The CD2154 is the same as RCA CD2153 (File No. 308) except that terminating esistors are included at three of the four outputs. The interminated NOR output may be combined with the output of any other RCA CD2150 series gate to perform the 'wired OR' function.

Further information is contained in File No. 308, the echnical bulletin for the CD2150 through CD2153. These levices are a series of emitter-coupled logic gates which cogether with CD2154 provide a versatile selection of tigh-speed logic functions with "wired OR" and complementary output options. All five circuits feature an internally generated reference voltage, high noise immunity, ast signal propagation, and  $100~\Omega$ -transmission-line drive apability.

Emitter coupled current-steered logic, pronounced "EXCEL".



 $\begin{array}{c|cccc} - \underline{\mathsf{OGIC}} & \underline{\mathsf{VOLTAGE}} & \underline{\mathsf{LEVEL}} & \underline{\mathsf{TYPICAL}} & \underline{\mathsf{EQUATION}} \\ \\ \mathtt{POSITIVE} & ``1'' & = -0.8 \ \lor & \mathsf{NORL}_{C} & \overline{\mathsf{A}} + \overline{\mathsf{B}} \\ \\ \mathtt{IEGATIVE} & ``1'' & = -1.6 \ \lor & \mathsf{NANDL}_{C} & \overline{\mathsf{A}} \cdot \overline{\mathsf{B}} \\ \\ \end{array}$ 

Fig. 1 - Logic diagram and equations

ECCSL NOR Gates for 3rd Generation Business Machines and High-Speed Commercial, Industrial, and Scientific Computers



### FEATURES:

- High speed non-saturated operation Average propagation delay:
   3.6 ns (fan-out 1 + 10 pF)
   7.3 ns (fan-out 6 + 60 pF)
- Excellent noise immunity ± 350 mV typical
- Capable of driving 100-ohm terminated transmission lines
- Emitter-follower low impedance outputs
- +10 to +60°C operating temperature range
- 14-lead hermetically sealed ceramic and metal flat package
- Designed for maximum reliability . . . . monolithic silicon epitaxial construction aluminum-to-aluminum ultra-sonic bonding
- Associated Application Note, ICAN-5025 "Application of RCA CD2150, CD2151, and CD2152 Logic Gates"
- Associated Technical Bulletin File No. 308
   Ultra-High-Speed ECCSL Gates CD2150-CD2153





Fig. 2 - Functional diagram.




All resistance values in ohms ▲

Fig. 3 - Schematic diagram.

Electrical Characteristics\* at  $T_A=25^{0}C$ ,  $V_{CC}=0$ V,  $V_{EE}=-5\pm0.05$ V Power Supply Current Drain . . . 49 mA typ. (See Figs. 4(a) and 4(b)) . . . 65 mA max.

\* For additional data, see File No. 308 on CD2150 series.







Fig. 4 - Current Drain vs Temperature for CD2154

### 14-Lead Flat Pack JEDEC MO-004-AF



	INC	HES		MILLIA	ETERS
SYMBOL	MIN	MAX	NOTE	MIN	MAX
A B	.008 .015	.100 .019	-	.21 .381	2.54 .482
C •	.003 .050	.006 TP	1 2	.077 1.27	1 .152 TP
E H	.200 .600	.300 1.000		5.1 15.3	7.6 25.4
L	.150 1	.350 4	3	3.9	8.8 14
Q S	.005	.050 .050		.13 .00	1.27
Z Zı	.300 .400		4		.62 .16

### NOTES:

- Refer to Rules for Dimensioning Peripheral Lead Outlines.
   Leads within .005" (.12 mm) radius of True Position (TP) at maximum material condition.
- 3. N is the maximum quantity of lead positions
- 4. Z and Z1 determine a zone within which all body and lead irregularities lie.

9255-430

^ The resistance values included on the schematic diagram have been supplied as an aid to calculating values of external components. The values shown may vary as much as  $\pm 30\%$ .


RCA reserves the right to make changes in these circuit values provided such changes do not adversely affect the published performance characteristics of the device.

# **IC** Operational Amplifiers



### **Linear Integrated Circuits**

CA3080, CA3080S\* CA3080A, CA3080AS\*



# Operational Transconductance Amplifiers

Gateable-Gain Blocks

#### Features:

Slew rate (unity gain, compensated): 50 V/μs
 Adjustable power consumption: 10μW to 30 mW

Flexible supply voltage range:  $\pm 2 \text{ V}$  to  $\pm 15 \text{ V}$ 

■ Fully adjustable gain: 0 to gmRL limit ■ Tight gm spread: CA3080 (2:1), CA3080A (1.6:1)

■ Extended g<sub>m</sub> linearity: 3 decades

■ Hermetic package: 8-lead TO-5 style

### Applications:

- Sample and hold
- Multiplex
- Voltage follower
- Multiplier
- Comparator

RCA-CA3080\* and CA3080A\* are Gateable-Gain Blocks which utilize the same unique OTA (Operational Transconductance Amplifier) concept first introduced in the RCA-CA3060.

The CA3080 and CA3080A have Differential Input and a Single-Ended, Push-Pull, Class A Output. In addition, these types have an Amplifier Bias Input which may be used either for Gating or for Linear Gain Control. These types also have an High Output Impedance and their Transconductance (g<sub>m</sub>) is directly proportional to the Amplifier Bias Current (IABC).

The CA3080 and CA3080A are notable for their excellent Slew Rate (50V/ $\mu$ s), which make them especially useful for

The CA3080A is rated for operation over the full military temperature range and its characteristics are specifically controlled for Sample-Hold applications in addition to the normal CA3080 functions. Fig. 21 illustrates a complete and economical Sample-Hold circuit utilizing the CA3080A and an RCA-3N138 MOS FET. This circuit provides an acquisition time of 3 microseconds.

<sup>\*</sup>Formerly developmental type TA5816




Fig. 1 - Functional diagram of CA3080 and CA3080A.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$ DC Supply Voltage (between $V^+$ and $V^-$ terminals)
Differential Input Voltage
DC Input Voltage V <sup>+</sup> to V <sup>-</sup>
Input Signal Current
Amplifier Bias Current
Output Short-Circuit Duration*
Device Dissipation
Temperature Range: Operating
CA3080 0 to + 70 °C
CA3080A
Storage
Lead Temperature (During Soldering):
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)
from case for 10s max

\*Short circuit may be applied to ground or to either supply.

Multiplex and Fast Unity-Gain Voltage Followers. These types are especially applicable for Multiplex applications because power is only consumed when the devices are in the "ON" Channel state.

<sup>\*</sup>Types CA3080S and CA3080AS are formed-lead (DIL-can) versions of the CA3080 and CA3080A, respectively; see page 20 for package photographs.

### **ELECTRICAL CHARACTERISTICS**

For Equipment Design

CA3080

	-		TEST CONDITIONS					
CHARACTERISTICS	SYMBOLS	cuit I <sub>ABC</sub> = 500 μ A Cha T <sub>A</sub> = 25°C teris (unless indicated Cur		Typical Charac- teristics Curves		LIMITS		UNITS
		Fig.	otherwise)	Fig.	MIN.	TYP.	MAX.	
Input Offset Voltage	v <sub>IO</sub>	-	T <sub>A</sub> = 0 to 70°C	3	- -	0.4	5 6	mV
Input Offset Current	110	-		4	-	0.12	0.6	μА
Input Bias Current	I <sub>I</sub>	-	T <sub>A</sub> = 0 to 70°C	5	-	2 -	5 7	μΑ
Forward Transconductance (large signal)	9m	-	T <sub>A</sub> = 0 to 70°C	14	6700 5400	9600 -	13000	μ mho
Peak Output Current	Гом	-	R <sub>L</sub> = 0 R <sub>L</sub> = 0, T <sub>A</sub> = 0 to 70°C	6	350 300	500 -	650 —	μΑ
Peak Output Voltage:								
Positive Negative	v <sub>OM</sub> v <sub>OM</sub>	-	R <sub>L</sub> = ∞	7	12 -12	13.5 -14.4	, <del>-</del>	v
Amplifier Supply Current	<sup>I</sup> A	-		8	0.8	1	1.2	mA
Device Dissipation	$r_{D}$	-		9	24	30	36	mW
Input Offset Voltage Sensitivity: Positive Negative	$\Delta V_{1O}/\Delta V^{+}$ $\Delta V_{1O}/\Delta V^{-}$	_		-	-	_	150 150	μ V/V
Common-Mode Rejection Ratio	CMRR	-		-	80	110	-	dB
Common-Mode Input-Voltage Range	VICR	-		. 7	12 to -12	13.6 to -14.6	-	v
Input Resistance	R	-		15	10	26	-	kΩ

### **ELECTRICAL CHARACTERISTICS**

Typical Values Intended Only For Design Guidance

CA3080

• •	•	•			
Input Offset Voltage	v <sub>10</sub>	- 1 <sub>ABC</sub> = 5 μ A	3	0.3	mV
Input Offset Voltage Change	4V10	Change in $V_{IO}$ between $I_{ABC} = 500 \mu A$ and $I_{ABC} = 5 \mu A$	-	0.2	mV
Peak Output Current	l <sub>OM</sub>	- I <sub>ABC</sub> = 5 μ A	6	5	μΑ
Peak Output Voltage: Positive Negative	V <sup>+</sup> OM VOM	- I <sub>ABC</sub> = 5 μA	7	13.8 -14.5	v
Magnitude of Leakage Current		10 I <sub>ABC</sub> = 0, V <sub>TP</sub> = 0 I <sub>ABC</sub> = 0, V <sub>TP</sub> = 36V	11	0.08 0.3	nA
Differential Input Current		12 I <sub>ABC</sub> = 0, V <sub>DIFF</sub> = 4V	13	0.008	nA
Amplifier Bias Voltage	V <sub>ABC</sub>	-	16	0.71	V
Slew Rate: Maximum (uncompensated) Unity Gain (compensated)	SR	23	-	75 50	V/μs
Open-Loop Bandwidth	$_{BW_{OL}}$		-	2	MHz
Input Capacitance	cı	f = 1 MHz	17	3.6	pF
Output Capacitance	c <sub>0</sub>	- f = 1 MHz	17	5.6	pF
Output Resistance	R <sub>0</sub>	_	18	15	МΩ
Input-to-Output Capacitance	c <sub>1-0</sub>	19 f = 1 MHz	20	0.024	pF

### ELECTRICAL CHARACTERISTICS

For Equipment Design

### CA3080A

			CASUOUA							
CHARACTERISTICS	SYMBOLS	Cir- cuit	TEST CONDITIONS $V^+ = 15 \text{ V}, V^- = -15 \text{ V}$ $I_{ABC} = 500 \mu \text{ A}$ $T_A = 25^{\circ}\text{C}$	Typical Charac- teristics Curves		LIMITS		UNITS		
		Fig.	(unless indicated otherwise)	Fig.	Min.	Тур.	Max.			
			I <sub>ABC</sub> = 5 µ A		-	0.3	2			
Input Offset Voltage	V <sub>IO</sub>	v <sub>io</sub>	-		3	-	0.4	2	mV	
			$T_A = -55 \text{ to } + 125^{\circ}\text{C}$		-	-	5	1		
Input Offset Voltage Change	Δνιο	-	Change in $V_{IO}$ between $I_{ABC} = 500 \mu$ A and $I_{ABC} = 5 \mu$ A	3	_	0.1	3	mV		
Input Offset Current	<sup>1</sup> 10	-		4	-	0.12	0.6	μΑ		
Input Bias Current				5	_	2	5			
input bias current	, t <sub>l</sub>	_	$T_A = -55 \text{ to } + 125$	. 5	-	_	8	μΑ		
Forward Transconductance (large signal)	9m	-	T <sub>A</sub> = -55 to +125 <sup>0</sup> C	14	7700 4000	9600	12000	μ mhe		
			I <sub>ABC</sub> = 5 μ A, R <sub>L</sub> = 0		3	5	7	1		
Peak Output Current	1ом		R <sub>L</sub> = O	6	350	500	650	μΑ		
			$R_L = 0, T_A = -55 \text{ to } +125^{\circ}\text{C}$		300		_	1		
Peak Output Voltage:	_									
Positive	V <sup>+</sup> OM	_	$I_{ABC} = 5 \mu A$		12	13.8				
Negative	VOM		R <sub>L</sub> = ∞	7	-12	-14.5		V		
Positive	V <sub>OM</sub>	_	R <sub>1</sub> = ∞		12	13.5	_	j		
Negative	V-OM		. "L		-12	-14.4	-			
Amplifier Supply Current	IA	-		8	0.8	1	1.2	mA		
Device Dissipation	PD	-		9	24	30	36	mW		
Input Offset Voltage Sensitivity:								1		
Positive	$\Delta V_{10}/\Delta V^{+}$	_		_	-	_	150	μν/\		
Negative	$\Delta v_{10}/\Delta v^{-}$	_			-	· -	150	μ ν/\		
Magnitude of Leakage Current		10	I <sub>ABC</sub> = 0, V <sub>TP</sub> = 0 I <sub>ABC</sub> = 0, V <sub>TP</sub> = 36 V	11	-	0.08 0.3	5 5	nA		
Differential Input Current		12	I <sub>ABC</sub> = 0, V <sub>DIFF</sub> = 4 V	13	-	0.008	5	nA		
Common-Mode Rejection Ratio	CMRR	_	<del>-</del>	_	80	110	_	dB		
Common-Mode Input-Voltage Range	V <sub>ICR</sub>	-		7	12 to - 12	13.6 to 14.6	_	V		
Input Resistance	R	_		15	10	26	-	kΩ		

### **ELECTRICAL CHARACTERISTICS**

Typical Values Intended Only For Design Guidance

CA	130	<b>)80</b>	Α
----	-----	------------	---

,,,					
Amplifier Bias Voltage	V <sub>ABC</sub>	-	16	0.71	V
Slew Rate:			"		
Maximum (uncompensated)	CD.		j	75	1,,,,,
Unity Gain (compensated)	SR	23	-	50	V/µs
Open-Loop Bandwidth	$BW_{OL}$		-	2	MHz
Input Capacitance	c <sub>l</sub>	- f = 1 MHz	17	3.6	pF
Output Capacitance	co	- f = 1 MHz	17	5.6	pF
Output Resistance	RO	-	18	15	MΩ
Input-to-Output Capacitance	c <sub>I-O</sub>	19 f = 1 MHz	20	0.024	pF




Fig. 2 - Schematic diagram for CA3080 and CA3080A.

### Typical Characteristics Curves for the CA3080 and CA3080A




Fig. 3 - Input offset voltage vs. amplifier bias current.




Fig. 4 - Input offset current vs. amplifier bias current.

### Typical Characteristics Curves for the CA3080 and CA3080A




Fig. 5 - Input bias current vs. amplifier bias current.




Fig. 6 - Peak output current vs. amplifier bias current.




Fig. 7 - Peak output voltage vs. amplifier bias current.




Fig. 8 - Amplifier supply current vs. amplifier bias current.

### Typical Characteristics Curves and Test Circuits for the CA3080 and CA3080A




Fig. 9 - Total power dissipation vs. amplifier bias current.

100 SUPPLY VOLTS: V+=+15, V-=-15

MAGNITUDE OF LEAKAGE CURRENT

10



100

92CS-17596

AMBIENT TEMPERATURE (T<sub>A</sub>)—C° 92
Fig. 11 - Leakage current vs. temperature.




Fig. 13 - Input current vs. input differential voltage.




Fig. 10 - Leakage current test circuit.




Fig. 12 - Differential input current test circuit.




Fig. 14 - Transconductance vs. amplifier bias current.

### Typical Characteristics Curves and Test Circuits for the CA3080 and CA3080A




Fig. 15 - Input resistance vs. amplifier bias current.




Fig. 16 - Amplifier bias voltage vs. amplifier bias current.




Fig. 17 - Input and output capacitance vs. amplifier bias current.




Fig. 18 - Output resistance vs. amplifier bias current.




Fig. 19 - Input-to-output capacitance test circuit.




Fig. 20 - Input-to-output capacitance vs. supply voltage.




Fig. 21 - Schematic diagram of the CA3080A in a samplehold configuration.

Fig. 22 - Schematic diagram of the CA3080 in a two-channel multiplex configuration.

92CS-17607




Fig. 23 - Schematic diagram of the CA3080 and CA3080A in a unity-gain voltage follower configuration and associated waveform.

Dimensional Outline 8-Lead Package JEDEC MO-002-AL

# ØD ØD: BASE PLANE THHH ~ ÓR ØB<sub>2</sub> 92CS-19431

SYMBOL	INC	HES	NOTE	MILLIMETERS			
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.		
а	0.20	00 TP	2	5.8	ВТР		
Α1	0.010	0.050		0.26	1.27		
A <sub>2</sub>	0.165	0.185		4.20	4.69		
φB	0.016	0.019	3	0.407	0.482		
øB <sub>1</sub>	0.125	0.160		3.18	4.06		
øB <sub>2</sub>	0.016	0.021	3	0.407	0.533		
φD	0.335	0.370		8.51	9.39		
φD <sub>1</sub>	0.305	0.335		7.75	8.50		
F <sub>1</sub>	0.020	0.040		0.51	1.01		
j	0.028	0.034		0.712	0.863		
k	0.029	0.045	4	0.74	1.14		
L <sub>1</sub>	0.000	0.050	3	0.00	1.27		
L <sub>2</sub>	0.250	0.500	3	6.4	12.7		
L <sub>3</sub>	0.500	0.562	3	12.7	14.27		
•	45°	TP		45	O TP		
N		8	6		В		
N <sub>1</sub>		3	5	3			


### NOTES

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- $\phi$  B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$  B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm). Measure from Max.  $\phi$ D.
- 5. N<sub>1</sub> is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



### **Linear Integrated Circuits**

### **CA3060BD** CA3060AD CA3060D **CA3060E**



suited for service in active filters.

## **Operational Transconductance Amplifier Arrays**

**APPLICATIONS** 

- For low power conventional operational amplifier applications
- Active filters
- Multiplexers
- Comparators
- Multipliers
- Gyrators

- Strobing and gating functions
- Modulators
- Sample and hold functions

#### **FEATURES**

■ Low power consumption — as low as 100 µW per amplifier

- RCA-CA3060AD, CA3060BD, CA3060D, and CA3060E, monolithic integrated circuits, are arrays of three independent Operational Transconductance Amplifiers. This type of amplifier is a new circuit concept that has the generic characteristics of an operational voltage amplifier with the exception that the forward gain characteristic is best described by transconductance rather than voltage gain (open-loop voltage gain is the product of the transconductance and the load resistance,  $\mathbf{g}_{m}\mathbf{R}_{L}$  ). When operated into a suitable load resistor and with provisions for feedback, these amplifiers are well suited for a wide variety of operationalamplifier and related applications. In addition, the extremely high output impedance makes these types particularly well
- The three amplifiers in the CA3060 family are identical push-pull Class A types which can be independently biased to achieve a wide range of characteristics for specific applications. The electrical characteristics of each amplifier are a function of the amplifier bias current (IABC). This feature offers the system designer maximum flexibility with regard to output current capability, power consumption, slew rate, input resistance, input bias current, and input offset current. The linear variation of the parameters with respect to bias and the ability to maintain a constant dc level between input and output of each amplifier also makes the CA3060 suitable for a variety of non-linear applications such as mixers, multipliers, and modulators.

In addition, the types in the CA3060 family incorporate a unique Zener diode regulator system that permits current regulation below supply voltages normally associated with such systems.

- Independent biasing for each amplifier
- High forward transconductance
- Programmable range of input characteristics
- Low input bias and input offset current
- High input and output impedance
- No effect on device under output short-circuit conditions
- Zener diode bias regulator

Generic applications of the OTA are described in ICAN-6668. Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers.

The CA3060AD, CA3060BD, and CA3060D are supplied in a hermetic 16-lead dual-in-line ceramic package which can be operated over the full military temperature range, -55°C to +125°C. The CA3060E is supplied in a 16-lead dual-in-line plastic package and is operational from -40°C to +85°C.





Fig.1-Functional block diagram for each type in the CA3060 family.

### MAXIMUM RATINGS, Absolute Maximum Values at $T_A = 25^{\circ}C$

DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminals):  CA3060AD, CA3060BD, CA3060E	Device Dissipation:  Total Package of each type up to T <sub>A</sub> = 75°C 490 mW  Above T <sub>A</sub> = 75°C
Differential Input Voltage (each amplifier):   CA3060AD, CA3060BD, CA3060E	Temperature Range: Operating — CA3060AD, CA3060BD, CA3060D
Input Signal Current (each amplifier of each type):	Storage — CA3060AD, CA3060BD, CA3060D, CA3060E
Bias Regulator Input Current5 mA  Output Short-Circuit Duration*	Lead Temperature (During Soldering): At distance 1/16 ±1/32 in. (1.59 ±0.79 mm) from case for 10s max +300°C

A = 75°C ...................Derate linearly 6.67 mW/°C Range: AD, CA3060BD, CA3060D . . . . . . . . -55 to +125°C .....-40 to +85°C AD, CA3060BD, CA3060D, rature (During Soldering): ce 1/16 ±1/32 in. (1.59 ±0.79 mm)

<sup>\*</sup>Short circuit may be applied to ground or to either supply.



- $\Delta$  INVERTING INPUT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 13, 12 AND 4, RESPECTIVELY
- O NON-INVERTING INPUT OF AMPLIFIERS 1, 2, AND 3 IS TERMINAL Nos. 14, 11, AND 5, RESPECTIVELY
- OUTPUT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 16, 9, AND 7. RESPECTIVELY
- □ AMPLIFIER BIAS CURRENT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 15, 10, AND 6, RESPECTIVELY

NOTE: A complete schematic diagram of the OTA is shown on Page 6.

92CS-15860RI

Fig.2-Simplified schematic diagram showing bias regulator and one operational transconductance amplifier for each type of the CA3060 family.




Fig.3-Input offset voltage vs. amplifier bias current.




Fig.4-Input offset current vs. amplifier bias current.

# ELECTRICAL CHARACTERISTICS (CA3060D) For each amplifier at $T_A = 25^{\circ}C$ , $V^+ = 6$ V, $V^- = -6$ V

		TYPICAL				ι	.IMITS					
		CHARACTER-				Amplific	r Bias	Current				l
CHARACTERISTIC	SYMBOL	ISTICS CURVES	IAE	C = 1/	ıA.	IAB	C = 10	μΑ	IAB	C = 100	μΑ	UNITS
		Fig.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
STATIC CHARACTERIS	STICS											
Input Offset Voltage	VIO	3	-	1	5	-	1	5	-	1	5	mV
Input Offset Current	110	4	_	3	14	-	30	100	_	250	1000	nA
Input Bias Current	118	5a, b	_	33	70	-	300	550	-	2500	5000	nA
Peak Output Current	IOM	6a, b	1.3	2.3	-	15	26	_	150	240	-	μΑ
Peak Output Voltage:												
Positive	V <sub>OM</sub> +	_	4.6	5	_	4.5	4.8		4.5	4.7	<u> </u>	<u>.</u> .
Negative	V <sub>OM</sub> -	7	5.8	5.95	-	5.8	5.95		5.7	5.9		<b>V</b>
Amplifier Supply												
Current (each amplifier)	1 <sub>A</sub>	8a, b		8.5	14	<u> </u>	85	120	<u> </u>	850	1200	μΑ
Power Consumption	Р	_	_	0.10	0.17	_	1	1.45		10	14.5	mW
(each amplifier)	r	_		0.10	0.17	┝▔	<del>  '</del>	1.45		10	14.5	11100
Input Offset-Voltage Sensitivity®:				l		1						
Positive	$\Delta v_{1O}/\Delta v^{+}$	_	-	1.5	120	-	2	120	-	2	120	μν/ν
Negative	$\Delta v_{1O}/\Delta v^{-}$		_	20	120	-	20	120	-	30	120	1,,,,
Amplifier Bias Voltage*	VABC	9	_	0.54	_	-	0.60	-	_	0.66	_	v
DYNAMIC CHARACTE	RISTICS (at	1 kHz unless spec	ified othe	rwise)				<u> </u>	-			•
Forward Transconductance						I			Ĭ		T	
(large signal)	921	10a, b	0.3	1.55	-	3	18	-	30	102	_	mmho
Common-Mode Rejection												
Ratio	CMRR	_	70	110	-	70	110	<u> </u>	70	90		dB
Common-Mode Input- Voltage Range	V		1	o -5.1 r o -5.3 t			to -5 m o -5.2		4.3 to -5 min. 4.6 to -5.2 typ.			l,
	VICR	_	4.71	0 -5.3 1	yp.	4.61	0 -5.2	typ.	4.61	0 -5.2	typ.	<b>'</b>
Slew Rate (Test ckt., Fig. 13	SR		_	0.1	_	_	1	_	_	8	_	V/μs
Open-Loop (g <sub>21</sub> )												
Bandwidth	BWOL	11	! -	20	-	-	45	-	-	110	-	kHz
Input Impedance												
Components:												
Resistance	RI	12	800	1600	_	90	170	_	10	20		kΩ
Capacitance at 1 MHz	CI	_		2.7	_	-	2.7		_	2.7	<u> </u>	pF
Output Impedance												
Components:												_
Resistance	Ro	14		200	-	<b>├</b> -	20	-		2	_	мΩ
Capacitance at 1 MHz	co	<del>-</del>	<u> </u>	4.5	L <u>-</u>		4.5		<u> </u>	4.5		ρF
ZENER BIAS REGULAT	OR CHARA	CTERISTICS (at	TA = 25	PC, 12	= 0.1 m	$\overline{}$						
			1			MIN.	TYP.	MAX.				
Voltage	٧z	15	Temp. Co	eff. = 3	mV/ºC	6.2	6.7	7.9				٧
Impedance	z <sub>Z</sub>	-					200	300				Ω

<sup>\*</sup> Temperature-Coefficient; -2.2 mV/°C (at  $V_{ABC}$  = 0.54 V,  $I_{ABC}$  = 1  $\mu$ A; -2.1 mV/°C (at  $V_{ABC}$  = 0.060 V,  $I_{ABC}$  = 10  $\mu$ A); -1.9 mV/°C (at  $V_{ABC}$  = 0.66 V,  $I_{ABC}$  = 100  $\mu$ A)

V<sup>+</sup> is reduced to 5 volts for V<sup>+</sup> sensitivity
V<sup>-</sup> is reduced to -5 volts for V<sup>-</sup> sensitivity
(b) V<sup>+</sup> sensitivity in  $\mu$ V/V =  $\frac{\text{Voffset - Voffset for +5 V and -6 V supplies}}{1 \text{ volt}}$ 

V<sup>-</sup> sensitivity in  $\mu$ V/V =  $\frac{\text{Voffset \cdot Voffset for -5 V and +6 V supplies}}{1 \text{ volt}}$ 

Conditions for Input Offset Voltage and Supply Sensitivity:
 (a) Bias current derived from the regulator with an appropriate resistor connected from terminal No. 1 to the bias terminal on the amplifier under test ---

## ELECTRICAL CHARACTERISTICS (CA3060AD, CA3060BD, CA3060E) For each amplifier at $T_A = 25^{\circ}C$ , $V^+ = 15 \text{ V}$ , $V^- = -15 \text{ V}$

			<u></u>				IMITS					
		TYPICAL	<del></del>	c = 1 µ		Amplifie			1	10		ł
		CHARACTER-			MAX.		C = 10	MAX.		C = 10		ł
CHARACTERISTIC	SYMBOL	ISTICS CURVE Fig.		1,,,,	CA306				CA3060AD CA3060BD CA3060E			UNITS
STATIC CHARACTERIS	STICS											
Input Offset Voltage	VIO	3	-	1	5	-	1	5	-	1	5	mV
Input Offset Current	10	4		3	14	_	30	100	-	250	1000	nA
Input Bias Current	IВ	5a,b		33	70	-	300	550	-	2500	5000	nΑ
Peak Output Current	ГОМ	6a,b	1.3	2.3		15	26	-	150	240	-	μΑ
Peak Output Voltage: Positive	V <sub>OM</sub> +		12	13.6	_	12	13.6	_	12	13.6	_	v
Negative	V <sub>OM</sub> -	7	12	14.7	-	12	14.7	-	12	14.7	-	<b>`</b>
Amplifier Supply Current (each amplifier)	1 <sub>A</sub>	8a,b	_	8.5	14	-	85	120	_	850	1200	μΑ
Power Consumption (each amplifier)	Р	_	_	0.26	0.42	_	2.6	3.6	_	26	36	mW
Input Offset-Voltage Sensitivity■: Positive	$\Delta v_{1O}/\Delta v^{+}$		-	1.5	150		2	150	_	2	150	
Negative	$\Delta v_{10}/\Delta v^{-}$	-	_	20	150	-	20	150	_	30	150	μν/ν
Amplifier Bias Voltage*	V <sub>ABC</sub>	9	_	0.54	_	_	0.60	-	_	0.66	-	v
DYNAMIC CHARACTE		kHz unless speci	fied othe	rwise)	•			•				
Forward Transconductance (large signal)	921	10a,b	0.3	1.55	-	3	18	_	30	102	-	mmho
Common-Mode Rejection Ratio	CMRR	_	70	110	-	70	110	-	70	90	_	dB
Common-Mode Input Voltage Range	V <sub>ICR</sub>	-		to -12 to -14			to -12 to -14			+12 to -12 min. +13 to -14 typ.		v
Slew Rate (Test ckt., Fig. 13)	SR	_	_	0.1	-		1	-	_	8	-	V/μs
Open-Loop (g <sub>21</sub> ) Bandwidth	BWOL	11	-	20	-	-	45	-	_	110	-	kHz
Input Impedance Components:	_	12										
Resistance	RI		800	1600		90	170 2.7	<u> </u>	10	20		kΩ
Capacitance at 1 MHz Output Impedance Components:	CI	_		2.7	_		2.1		-	2.1	-	pF
Resistance	RO	14	_	200	_	_	20	_	_	2	_	мΩ
Capacitance at 1 MHz	CO	_	-	4.5		-	4.5	-	-	4.5	-	pF
ZENER BIAS REGULA		TERISTICS (at	T <sub>A</sub> = 250	C, 12	= 0.1 m/	A)						
						MIN.	TYP.	MAX.				
Voltage	٧z	15	Temp. Co	eff. = 3	mV/°C	6.2	6.7	7.9				٧
Impedance	ZZ	_					200	300				Ω

Temperature-Coefficient; -2.2 mV/°C (at V<sub>ABC</sub> = 0.54 V, I<sub>ABC</sub> = 1 µA; -2.1 mV/°C (at V<sub>ABC</sub> = 0.060 V, I<sub>ABC</sub> = 10 µA); -1.9 mV/°C (at V<sub>ABC</sub> = 0.66 V, I<sub>ABC</sub> = 100 µA)

Conditions for Input Offset Voltage and Supply Sensitivity:

<sup>(</sup>a) Bias current derived from the regulator with an appropriate resistor connected from terminal No. 1 to the bias terminal on the amplifier under test ---

V<sup>+</sup> is reduced to 13 volts for V<sup>+</sup> sensitivity

 $V^-$  is reduced to -13 volts for  $V^-$  sensitivity

<sup>(</sup>b) V<sup>+</sup> sensitivity in  $\mu$ V/V =  $\frac{Voffset}{Voffset}$  for +13 V and -15 V supplies

V sensitivity in  $\mu$ V/V = Voffset · Voffset for -13 V and +15 V supplies




Fig.5a—Input bias current vs. amplifier bias current




Fig.5b—Input bias current vs. ambient temperature.




Fig.6a—Peak output current vs. amplifier bias current.




Fig.6b—Peak output current vs. ambient temperature.




Fig.7—Peak output voltage vs. amplifier bias current.




Fig.8a—Amplifier supply current (each amplifier) vs. amplifier bias current.




Fig.8b—Amplifier supply current (each amplifier) vs. ambient temperature.




Fig.9—Amplifier bias voltage vs. ampli fier bias current.




Fig.10a—Forward transconductance vs. amplifier bias current.




Fig. 10b—Forward transconductance vs. ambient temperature.




Fig.11 — Forward transconductance vs. frequency.




Fig. 12—Input resistance vs. amplifier bias current.

V<sub>7</sub> is measured between terminals 1 and 8.


VABC is measured between terminals 15 and 8.

 $R_Z = \frac{[(V^+) \cdot (V^-) \cdot 0.7]}{|_2}$ ,  $R_{ABC} = \frac{V_Z \cdot V_{ABC}}{|_{ABC}}$ 

Supply Voltage: for both ±6 V and ±15 V.

TYF	TYPICAL SLEW RATE TEST CIRCUIT PARAMETERS										
IABC	SLEW RATE	12	R <sub>ABC</sub>	RABC RS RF RB RC CC							
μΑ	V/μs	μΑ			ohms	_		μF			
100	8	200	62 k	100k	100k	51k	100	0.02			
10	1	200	620k	620k 1M 1M 510k 1k							
1	0.1	2	6.2M	10M	10M	5.1M	8	0			

Fig. 13—Slew rate test circuit for amplifier No. 1 of CA3060.






Fig. 14 - Output resistance vs. amplifier bias current.

Fig.15-Bias regulator voltage vs. bias regulator current.

#### **OPERATING CONSIDERATIONS\***

The CA3060 consists of three operational amplifiers similar in form and application to conventional operational amplifiers but sufficiently different from the standard operational amplifier (op-amp) to justify some explanation of their characteristics. The amplifiers incorporated in the CA3060 are best described by the term Operational Transconductance Amplifier (OTA). The characteristics of an ideal OTA are similar to those of an ideal op-amp except that the OTA has an extremely high output impedance. Because of this inherent characteristic the output signal is best defined in terms of current which is proportional to the difference between the voltages of the two input terminals. Thus, the transfer characteristic is best described in terms of transconductance rather than voltage gain. Other than the difference given above, the characteristics tabulated on pages 3 and 4 of this data bulletin are similar to those of any typical op-amp.

The OTA circuitry incorporated in the CA3060 (See Fig. 16) provides the equipment designer with a wider variety of

circuit arrangements than does the standard op-amp; because as the curves in the data bulletin indicate, the user may select the optimum circuit conditions for a specific application simply by varying the bias conditions of each amplifier. If low power consumption, low bias, and low offset current, or high input impedance are primary design requirements, then low current operating conditions may be selected. On the other hand, if operation into a moderate load impedance is the primary consideration, then higher levels of bias may be used.

#### Bias Considerations for Op-Amp Applications

The operational transconductance amplifiers allow the circuit designer to select and control the operating conditions of the circuit merely by the adjustment of the input bias current I<sub>ABC</sub>. This enables the designer to have complete control over transconductance, peak output current and total power consumption independent of supply voltage.




Fig. 16—Complete schematic diagram showing bias regulator and one of the three operational transconductance amplifiers.

In addition, the high output impedance makes these amplifiers ideal for applications where current summing is involved.

The design of a typical operational amplifier circuit (See Fig. 17) would proceed as follows:




Fig. 17-20-dB amplifier using the CA3060.

Circuit Requirements Closed loop voltage gain = 10 (20 dB) Offset voltage adjustable to zero Current drain as low as possible Supply voltage =  $\pm 6$  V Maximum input voltage =  $\pm 50$  mV Input resistance = 20 k $\Omega$  Load resistance = 20 k $\Omega$  Device: CA3060

#### Calculation

#### 1. Required transconductance g21.

Assume that the open loop gain  $A_{\mbox{\scriptsize OL}}$  must be at least ten times the closed loop gain. Therefore, the forward transconductance required is given by

$$g_{21} = A_{OL}/R_{L}$$

 $= 100/18 \text{ k}\Omega$ 

≅ 5.5 mmho

 $(R_L = 20 \text{ k}\Omega \text{ in parallel with 200 k}\Omega$ 

≅ 18 kΩ)

#### 2. Selection of suitable amplifier bias current.

The amplifier bias current is selected from the minimum value curve of transconductance (Fig. 10a) to assure that the amplifier will provide sufficient gain. For the required g21 of 5.5 mmho an amplifier bias current IABC of 20  $\mu$ A is suitable.

#### 3. Determination of Output Swing Capability.

For a loop gain of 10 the output swing is  $\pm 0.5$  V and the peak load current 25  $\mu$ A. However, the amplifier must also supply the necessary current through the feedback resistor and for R<sub>S</sub> = 20 k $\Omega$  than R<sub>F</sub> = 200 k $\Omega$  if A<sub>OL</sub> = 10. Therefore, the feedback loading = 0.5/200 k $\Omega$  = 2.5  $\mu$ A.

The total amplifier current output requirements are, therefore,  $\pm 27.5~\mu A$ . Referring to the data given in Fig. 6a we see that for an amplifier bias current of 20  $\mu A$  the amplifier output current is  $\pm 40~\mu A$ . This is obviously adequate and it is not necessary to change the amplifier bias current I<sub>ABC</sub>.

#### 4. Calculation of bias resistance.

For minimum supply current drain the amplifier bias current  $I_{ABC}$  should be fed directly from the supplies and not from the bias regulator. The value of the resistor  $R_{ABC}$  may be directly calculated using Ohm's law.

$$R_{ABC} = \frac{V_{SUP} - V_{ABC}}{I_{ABC}}$$

$$R_{ABC} = \frac{12 - 0.63}{20 \times 10^{-6}}$$

= 568.5 k
$$\Omega$$
 or  $\cong$  560 k $\Omega$ 

5. Calculation of offset adjustment circuit.

In order to reduce the loading effect of the offset adjustment circuit on the power supply, the offset control should be arranged to provide the necessary offset current. The source resistance of the non-inverting input is made equal to the source resistance of the inverting input.

i.e. 
$$\frac{20 \times 200 \times 10^6 \text{ ohms}}{220 \times 10^3} \cong 18 \text{ k}\Omega$$

Because the maximum offset voltage is 5 mV and an additional increment due to the offset current (Fig. 4) flowing through the source resistance

(i.e. 
$$200 \times 10^{-9} \times 18 \times 10^{3}$$
 volts) therefore.

the Offset Voltage Range = 5 mV + 3.6 mV = ±8.6 mV

The current necessary to provide this offset is

$$\frac{8.6 \times 10^{-3}}{18 \times 10^{3}}$$
 or 0.48  $\mu$ A

With a supply voltage of  $\pm 6$  V, this current can be provided by a 10 M $\Omega$  resistor. However, the stability of such a resistor is often questionable and a more realistic value of 2.2 M $\Omega$  was used in the final circuit.

#### OTHER CONSIDERATIONS

#### Capacitance Effects

The CA3060 is designed to operate at such low power levels that high impedance circuits must be employed. In designing such circuits, particularly feedback amplifiers, stray circuit capacitance must always be considered because of its adverse effect on frequency response and stability. For example a 10-k $\Omega$  load with a stray capacitance of 15 pF has a time constant of 1 MHz. Fig. 18 illustrates how a 10-k $\Omega$  15-pF load modifies the frequency characteristic.




Fig.18-Effect of capacitive loading on frequency response.

Capacitive loading also has an effect on slew rate; because the peak output current is established by the amplifier bias current, I<sub>ABC</sub> (see Fig. 6a), the maximum slew rate is limited to the maximum rate at which the capacitance can be charged by the I<sub>OM</sub>. Therefore,

$$SR = dV/dt = I_{OM}/C_L$$

where  $C_L$  is the total load capacitance including strays. This relationship is shown graphically in Fig. 19. When measuring slew rate for this data bulletin, care was taken to keep the total capacitive loading to 13 pF.

#### Phase Compensation

In many applications phase compensation will not be required for the amplifiers of the CA3060. When needed, compensation may easily be accomplished by a simple RC network at the input of the amplifier as shown in Fig. 13. The values given in Fig. 13 provide stable operation for the critical unity gain condition, assuming that capacitive loading on the output is 13 pF or less. Input phase compensation is recommended in order to maintain the highest possible slew rate.

In applications such as integrators, two OTAs may be cascaded to improve current gain. Compensation is best accomplished in this case with a shunt capacitor at the output of the first amplifier. The high gain following compensation assures a high slew rate.

#### **APPLICATIONS**

Having determined the operating points of the CA3060 amplifiers, they can now function in the same manner as conventional op-amps, and thus, are well suited for most op-amp applications, including inverting and non-inverting amplifiers, integrators, differentiators, summing amplifiers etc.

#### TRI-LEVEL COMPARATOR

Tri-level comparator circuits are an ideal application for the CA3060 since it contains the requisite three amplifiers. A tri-level comparator has three adjustable limits. If either the upper or lower limit is exceeded, the appropriate output is activated until the input signal returns to a selected intermediate limit. Tri-level comparators are particularly suited to many industrial control applications.




Fig. 19-Effect of load capacitance on slew rate.

#### Circuit Description

Fig. 20 shows the block diagram of a tri-level comparator using the CA3060. Two of the three amplifiers are used to compare the input signal with the upper-limit and lower-




Fig. 20—Functional block diagram of a tri-level comparator.

limit reference voltages. The third amplifier is used to compare the input signal with a selected value of intermediate-limit reference voltage. By appropriate selection or resistance ratios this intermediate-limit may be set to any voltage between the upper-limit and lower-limit values. The output of the upper-limit and lower-limit comparator sets the corresponding upper or lower-limit flip-flop. The activated flip-flop retains its state until the third comparator (intermediate-limit) in the CA3060 initiates a reset function, thereby indicating that the signal voltage has returned to the intermediate-limit selected. The flip-flops employ two CA3086 transistor-array IC's, with circuitry to provide separate "SET" and "POSITIVE OUTPUT" terminals.

The circuit diagram of a tri-level comparator appears in Fig. 21. Power is provided for the CA3060 via terminals 3 and 8 by ±6-volt supplies and the built-in regulator provides amplifier-bias-current (IARC) to the three amplifiers via terminal 1. Lower-limit and upper-limit reference voltages are selected by appropriate adjustment of potentiometers R1 and R2, respectively. When resistors R3 and R4 are equal in value (as shown), the intermediate-limit reference voltage is automatically established at a value midway between the lower-limit and upper-limit values. Appropriate variation of resistors R3 and R4 permits selection of other values of intermediate-limit voltages. Input signal (Eg) is applied to the three comparators via terminals 5, 12, and 14. The "SET" output lines trigger the appropriate flip-flop whenever the input signal reaches a limit value. When the input signal returns to an intermediate-value, the common flip-flop "RESET" line is energized. The loads in the circuits, shown in Fig. 21 are 5-V, 25-mA lamps.

#### Active Filters - Using the CA3060 as a Gyrator

The high output impedance of the OTAs makes the CA3060 ideally suited for use as a gyrator in active filter applications. Fig. 22 shows two OTAs of the CA3060 connected as a gyrator in an active filter circuit. The OTAs in this circuit can make a  $3 \mu F$  capacitor function as a floating 10-kilohenry inductor across Terminals A and B. The measured Q of 13 (at a frequency of 1 Hz) of this inductor compares favorably with a calculated Q of 16. The 20-kilohm to 2-megohm attenuators in this circuit extend the dynamic range of the OTA by a factor of 100. The 100-kilohm potentiometer, across V+ and V', tunes the inductor by varying the  $g_{21}$  of the OTAs, thereby changing the gyration resistance.




Fig. 21-Tri-level comparator circuit.




Fig.22—Two operational transconductance amplifiers of the CA3060 connected as a gyrator in an active filter circuit.




Fig. 23-Three-channel multiplexer.

#### THREE CHANNEL MULTIPLEXER

Fig. 23 shows a schematic of a three channel multiplexer using a single CA3060 and a 3N138 MOS/FET as a buffer and power amplifier.

When the CA3060 is connected as a high-input impedance voltage follower, and strobe "ON," each amplifier is activated and the output swings to the level of the input of that amplifier. The cascade arrangement of each CA3060 amplifier with the MOS/FET provides an open loop voltage gain in excess of 100 dB, thus assuring excellent accuracy in the voltage follower mode with 100% feedback.

Operation at  $\pm 6$  volts is also possible with several minor changes. First, the resistance in series with amplifier bias 476

current (I<sub>ABC</sub>) terminal of each amplifier should be decreased to maintain 100  $\mu$ A of strobe—"ON" current at this lower supply voltage. Second, the drain resistance for the MOS/FET should be decreased to maintain the same value of source current. The low cost dual-gate protected MOS/FET, RCA-40841, may be used when operating at the low supply voltage.

The phase compensation network consists of a single  $390\Omega$  resistor and a 1000-pF capacitor, located at the interface of the CA3060 output and the MOS/FET gate. The bandwidth of the system is 1.5 MHz and the slew rate is 0.3 volts/µsec. The system slew rate is directly proportional to the value of the phase compensation capacitor. Thus, with higher gain settings where lower values of phase compensation capacitors are possible, the slew rate is proportionally increased.

#### NON LINEAR APPLICATIONS

#### AM Modulator (Two-Quadrant Multiplier)

Fig. 24 shows Amplifier No. 3 of the CA3060 used in an AM modulator or 2-quadrant multiplier circuit. When modulation is applied to the amplifier bias input, Terminal B, and the carrier frequency to the differential input, Terminal A, the waveform, shown in Fig. 24, is obtained. Fig. 24 is a result of adjusting the input offset control to balance the circuit so that no modulation can occur at the output without a carrier input. The linearity of the modulator is indicated by the solid trace of the superimposed modulating frequency. The maximum depth of modulation is determined by the ratio of the peak input modulating voltage to V.

The two-quadrant multiplier characteristic of this modulator is easily seen if modulation and carrier are reversed as shown in Fig. 24. The polarity of the output must follow that of the differential input; therefore, the output is positive only during, the positive half cycle of the modulation and negative only in the second half cycle. Note, that both the input and output signals are referenced to ground. The output signal is zero when either the differential input or IARC are zero.




Fig.24—Two-quadrant multiplier circuit using the CA3060 with associated waveforms.

#### Four-Quadrant Multiplier

The CA3060 is also useful as a four-quadrant multiplier. A block diagram of such a multiplier, utilizing Amplifier Nos. 1, 2, and 3, is shown in Fig. 25 and a typical circuit is shown in Fig. 26. The multiplier consists of a single CA3060 and, as in the two-quadrant multiplier, exhibits no level shift between input and output. In Fig. 25, Amplifier No. 1 is connected as an inverting amplifier for the X-input signal. The output current of Amplifier No. 1 is calculated as follows:

$$I_{O}(1) = [-V_{X}] [g_{21}(1)]$$
 (Eq.3)

Ampl. No. 2 is a non-inverting amplifier so that

$$I_{O}(2) = [+V_{X}] [g_{21}(2)]$$
 (Eq. 4)

Because the amplifier output impedances are high, the load current is the sum of the two output currents, for an output voltage

$$V_{O} = V_{X}R_{1} [g_{21}(2) \cdot g_{21}(1)]$$
 (Eq. 5)

The transconductance is approximately proportional to the amplifier bias current; therefore, by varying the bias current the  $g_{21}$  is also controlled. Amplifier No. 2 bias current is proportional to the Y-input signal and is expressed as

$$I_{ABC(2)} \approx \frac{(V \cdot) + V_Y}{R_1}$$
 (Eq. 6)

Hence,

$$g_{21}(2) \approx k [(V-) + V_Y].$$
 (Eq. 7)


Bias for Amplifier No. 1 is derived from the output of Amplifier No. 3 which is connected as a unity-gain inverting amplifier.  $I_{ABC(1)}$ , therefore, varies inversely with  $V_{\gamma}$ . And by the same reasoning as above

$$g_{21}(1) \approx k [(V-) - V_{Y}].$$
 (Eq. 8)

Combining equation 5, 7, and 8 yields:

$$V_O \approx V_X \cdot k \cdot R_L \left\{ [(V \cdot) + V_Y] - [(V \cdot) \cdot V_Y] \right\}$$
 or  $V_O \approx 2 k R_1 V_X V_Y$ 

Fig. 26 shows the actual circuit including all the adjustments associated with differential input and an adjustment for equalizing the gains of Amplifiers No. 1 and No. 2. Adjustment of the circuit is quite simple. With both the X and Y voltages at zero, connect Terminal 10 to Terminal 8. This procedure disables Amplifier No. 2 and permits adjusting the offset voltage of Amplifier No. 1 to zero by means of the 100-k $\Omega$  potentiometer. Next, remove the short between Terminals 10 and 8 and connect Terminal 15 to Terminal 8. This step disables Amplifier No. 1 and permits Amplifier No. 2 to be zeroed with the other potentiometer. With AC signals on both the X and Y input, R3 and R11 are adjusted for symmetrical output signals. Fig. 27 shows the output waveform with the multiplier adjusted. The voltage waveform in Fig. 27a shows suppressed carrier modulation of 1-kHz carrier with a triangular wave.



CA3060A

Fig. 25-Four-quadrant multiplier using the CA3060.

Figures 27b and 27c, respectively, show the squaring of a triangular wave and a sine wave. Notice that in both cases the outputs are always positive and return to zero after each cycle.




Fig.26-Typical four-quadrant multiplier circuit.




Fig.27—Voltage waveforms of four-quadrant multiplier circuit.

#### **DEFINITIONS OF TERMS**

Amplifier Bias Current (I<sub>ABC</sub>) - The current supplied to the amplifier bias terminal of each amplifier to establish its operating point.

Amplifier Supply Current ( $I_A$ ) - The current drawn by each operating amplifier from the positive supply source. The total supply current which includes the sum of the amplifier supply current, the amplifier bias currents, and the bias regulator current is not to be mistaken for the amplifier supply current.

Bias Regulator Current (I<sub>2</sub>) - The current flowing from Terminal 2, set by an external source, which establishes the operating conditions of the bias regulator.

Bias Terminal Voltage (VABC) - The voltage existing between any amplifier bias terminal and Terminal 8.


Peak Output Current ( $I_{OM}$ ) - The maximum current which will be either drawn from a short circuit on the output of each amplifier (positive  $I_O$ ) or the maximum current delivered into a short circuit load (negative  $I_O$ ). Peak-to-peak current swing is twice the peak output current ( $I_{OM}$ ).


Peak Output Voltage  $(V_{OM})$  - The maximum positive voltage swing  $(V_{OM}+)$  or the maximum negative voltage swing  $(V_{OM}-)$  for a specific supply voltage and amplifier bias.

Power Consumption (P): The product of the sum of the supply voltages and the sum of each of the amplifier supply currents =  $[(V+) + (V-)] [\Sigma I_A]$ . This is not the total power consumed by an operating circuit. The power in the regulator must also be included for total power consumed.

Zener Regulator Voltage (V<sub>Z</sub>) - The voltage, across Terminals 1 and 8, measured with current flowing in the bias regulator.

#### **DIMENSIONAL OUTLINES**





16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC

SYMBOL	INC	HES	NOTE	MILLIM	ETERS
STABUL	MIN	MAX	MUIE	MIN	MAX
A	.155	.200		3.94	5.08
Aı	.020	.050	1	.51	1.27
В	.014	.020		.356	.508
81	.035	.065	1 1	.89	1.65
<u> </u>	.008	.012		.204	.304
D	.745	.785		18.93	19.93
E	.300	.325		7.62	8.25
Eı	.240	.260	l l	6.10	6.60
•1	. 100	TP	2	2.54	TP
•^		TP	2,3	7.62	TP
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030	L	.000	.76
а	00	150	4	00	150
H	,	6	5	1	6
N <sub>1</sub>		0	6		
Q1	.040	.075		1.02	1.90
•	016	040		30	1 62

16-LEAD DUAL-IN-LINE CERAMIC PACKAGE JEDEC MO-001-AE

SYMBOL	INC	HES	NOTE	MILLIM	ETERS
STABUL	MIN	MAX	NOTE	MIN	MAX
A	. 120	. 160		3.05	4.06
Aı	.020	.065	1 1	.51	1.65
8	.014	.020		.356	.508
Bı	.035	.065		.89	1.65
-	.008	.012		.204	.304
D	.745	.785	1 1	18.93	19.93
E	.300	.325		7.62	8.25
Εį	. 240	. 260	1 1	6.10	6.60
<u>.</u>	. 10	TP.	2	2.54	TP
•*		TP	2, 3	7.62	TP
L	.125	. 150		3.18	3.81
L <sub>2</sub>	.000	.030	1 1	.000	.76
a	00	150	14	Oo.	150
×	1	6	5	3	6
N		0	6		)
Q1	.050	.085		1.27	2.15
s	.015	.060	ı i	.39	1.52

#### NOTES:


- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applied to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.



# **Linear Integrated Circuits**

Monolithic Silicon

CA3078S\*, CA3078T, CA3078AS\*, CA3078AT




# **Micropower Operational Amplifier**

#### Features:

- Low standby power: as low as 700 nW
- Wide supply voltage range: ±0.75 to ±15 V
- High peak output current: 6.5 mA min.
- Adjustable quiescent current
- Output short-circuit protection

#### Applications:

- Portable electronics
- Medical electronics
- Instrumentation
- Telemetry



NOTE: PIN B IS INDICATED BY THE CASE INDEX TAB

Fig.1-Functional diagram of the CA3078T and CA3078AT.

The RCA CA3078T\* and CA3078AT▲ are high-gain monolithic operational amplifiers which can deliver milliamperes of current yet only consume microwatts of standby power. Their operating points are externally adjustable and frequency compensation may be accomplished with one external capacitor. The CA3078T and CA3078AT provide the designer with the opportunity to tailor the frequency response and improve the slew rate without sacrificing power. Operation with a single 1.5-volt battery is a practical reality with these devices.

Formerly developmental type TA5807

▲ Formerly developmental type TA5807X

The CA3078AT is a premium device having a supply voltage range of  $V^{\pm}=0.75V$  to  $V^{\pm}=15V$  and an operating temperature range of  $-55^{\circ}C$  to  $+125^{\circ}C$ . The CA3078T has the same lower supply voltage limit but the upper limit is  $V^{+}=+6V$  and  $V^{-}=-6V$ . The operating temperature range is from  $0^{\circ}C$  to  $+70^{\circ}C$ .

\* Types CA3078S and CA3078AS are formed-lead (DIL-can) versions of the CA3078T and CA3078AT, respectively; see page 20 for package photographs.




Fig.2-Schematic diagram of the CA3078T and CA3078AT.

## **ELECTRICAL CHARACTERISTICS**

## For Equipment Design

CHARACTERISTICS	SYMBOLS	COI	TEST		R <sub>SE</sub>	CA307		IMITS	_	RSE	CA30	78T LI		μA	
		<b>V</b> <sup>†</sup> &	RS	RL	т,	, = 25°	c	T <sub>A</sub> =-			a = 25°		T <sub>A</sub> =	0 to	
		V.	κΩ	KΩ	MIN		MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	1
Input Offset Voltage	V <sub>IO</sub>	•	<b>≤</b> 10	_	_	0.70	3.5	_	4.5	_	1.3	4.5	_	5	l
Input Offset Current	10	1 1	_	_	<del>  -</del>	0.50	2.5	_	5.0	_	6	32	<u> </u>	40	1
Input Bias Current	I <sub>IB</sub>	1	_		-	7	12	l –	50	_	60	170	_	200	1
Open-Loop Diff, Voltage Gain	AOL		_	<b>≥</b> 10	92	100	-	90	-	88	92	_	86	_	1
Total Quiescent Current	10			-	-	20	25	_	45	_	100	130	_	150	1
Device Dissipation	PD		-	_	-	240	300	-	540	_	1200	1560	_	1800	1
Maximum Output Voltage	V <sub>OM</sub>	6		<b>≥</b> 10	5.1	5.3	-	5	-	5.1	5.3	l –	5.0	-	]
Common-Mode Input Voltage	V <sub>ICR</sub>		≤10	_	_	-5,5 to	-	-5 to	_	-	-5.5 to	-	-5 to	_	
Range		1 1	L			+5.8		+5			+5.8		+5		1
Common-Mode Rejection Ratio	CMRR	i i	≤10		80	115			_	80	110				ı
Maximum Output Current	IOM <sup>+</sup> or IOM <sup>-</sup>	1 1	_	_		12	-	6.5	30	_	12		6.5	30	
Input Offset Voltage Sensitivity: Positive	$\Delta v_{10}/\Delta v^{+}$			1	76	105	-	_	-	76	93	-	-	1	U
Negative	Δν <sub>1Ο</sub> /Δν-	ł	<b>≤</b> 10	-	76	105		-	-	76	93	-	-	1	T S
Input Offset Voltage	V <sub>IO</sub>	•	≤10	_	_	1.4	3.5	_	4.5	_	_	_	-	_	m۱
Open-Loop Diff. Voltage Gain	AOL		-	≥10	92	100	-	88	-	-	_	_	_	_	dB
Total Quiescent Current	Iα	15	_	_		20	30	ı	50	1	_		-	_	μΑ
Device Dissipation	PD		-	_		600	750	-	1350		_	-	_	1	μW
Maximum Output Voltage	V <sub>ОМ</sub>		_	<b>≥</b> 0	13.7	14.1	ı	13.5	_	-		1	1	-	٧
Common-Mode Rejection Ratio	CMRR		≤10		80	106	-			1	_	-	-	-	dB
Input Bias Current	l <sub>IB</sub>			_	1	7	14	-	55	1		_	_	1	nΑ
Input Offset Current	10	₩ .	-	_	-	0.50	2.7	_	5.5	-	_	-	-	-	nΑ

MAXIMUM RATINGS, Absolute Maximum Values at $T_A = 25^{\circ}C$	CA3078AT	CA3078T
DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminal	36V	14V
Differential Input Voltage		±6V
DC Input Voltage		V <sup>+</sup> to V <sup>-</sup>
Input Signal Current		0.1 mA
Output Short-Circuit Duration*	No Limitation	No Limitation
Device Dissipation	250 mW (up to 125 <sup>0</sup> C)	500 mW (up to 70°C)
Temperature Range:		1
Operating	-55 to +125 <sup>0</sup> C	0 to +70°C
Storage	-65 to +150 <sup>0</sup> C	-65 to +150°C
Lead Temperature (During Soldering):		
At distance 1/16 ±1/32 in. (1.59 ±0.79 mm)		
from case for 10s max	+300°C	+300°C
*Short circuit may be applied to ground or to either supply.		

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^{\circ}C$ Typical Values Intended Only for Design Guidance

	TYPICAL V	ALUES				
CA30		CA	.3078T			
V <sup>+</sup> = +1.3V,	V <sup>+</sup> = +0.75V,	V <sup>+</sup> = +1.3V,	V <sup>+</sup> = 0.75V,		S	
V" = -1.3V	V' = -0.75V	V" = -1.3V	V" = -0.75V	UNITS	CURVES	CHARACTERISTICS
R <sub>SET</sub> = 2 M $\Omega$	$R_{SET} = 10 M\Omega$	$R_{SET} = 2 M\Omega$	$R_{SET} = 10 M\Omega$		Fig.	
IQ = 10 μA	$I_{\mathbf{Q}} = 1 \mu \mathbf{A}$	ΙΩ = 10 μΑ	$I_Q = 1 \mu A$			
0.7	0.9	1,3	1.5	mV	3,13	V <sub>IO</sub>
0.3	0.054	1.7	0.5	nA	4,14	10
3.7	0.45	9	1.3	nA	5,15	I'iB
84	65	80	60	dB	6,11,12,16	AOL
10	1	10	1	μΑ	17	ا ان
26	1.5	26	1.5	μW	-	Ia P <sub>D</sub>
1.4	0.3	1.4	0.3	/ v	9,10	V <sub>OPP</sub>
-0.8	-0.2	-0.8	-0.2			1
to	to	to	to	\	10	V <sub>ICR</sub>
+1.1	+0.5	+1.1	+0.5			1
100	90	100	90	dB	l –	CMRR
12	0.5	12	0.5	mA	8	¹om <sup>±</sup>
20	50	20	50	μV/ <sub>V</sub>	-	Δν <sub>IO</sub> /Δν±

# Typical Values Intended Only for Design Guidance at $T_A = 25^{\circ}C$ and $V^+ = +6V$ , $V^- = -6V$

			CA307	BAT	CA3078T	
CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	$R_{SET} = 5.1 \text{ M}\Omega$ $I_Q = 20 \mu\text{A}$	$R_{SET} = 1 M\Omega$ $I_{Q} = 100 \mu A$	$R_{SET}$ = 1 M $\Omega$ I $_{\mathbf{Q}}$ = 100 $\mu$ A	UNITS
Input Offset Voltage Drift	$\Delta V_{1O}/\Delta T_{A}$	R <sub>S</sub> ≤10 KΩ	5	6	6	μV/°C
Input Offset Current Drift	$\Delta V_{1O}/\Delta T_A$	R <sub>S</sub> ≤10 KΩ	6.3	70	70	pA/ <sup>O</sup> C
Open-Loop Bandwidth	BWOL	3dB pt.	0.3	2	2	kHz
Slew Rate:	"-					
Unity Gain	SR	See Figs.	0.027	0.04	0.04	
Comparator	3n	20, 21 10% to 90%	0.5	1.5	1.5	V/μs
Transient Response	_	Rise Time	3	2.5	2.5	μs
Input Resistance	R <sub>I</sub>		7.4	1.7	0.87	MΩ
Output Resistance	R <sub>O</sub>		1	0.8	0.8	κΩ
Equiv, Input Noise Voltage	e <sub>N</sub> (10Hz)	R <sub>S</sub> = 0	36		19	nV/√Hz
Equiv. Input Noise Current	i <sub>N</sub> (10Hz)	$R_S = 1 M\Omega$	0.4	_	1	pA/√Hz




Fig.3-Input offset voltage vs. total quiescent current.




Fig.5-Input bias current vs. total quiescent current.




Fig.7-Bias-setting resistance vs. total quiescent current.




Fig.4-Input offset current vs. total quiescent current.




Fig.6-Open-loop voltage gain vs. total quiescent current.




Fig.8-Maximum output current vs. total quiescent current.




Fig.9-Output voltage swing vs. total quiescent current.




Fig.11-Open-loop voltage gain vs. frequency — CA3078T.




Fig.12-Open-loop voltage gain vs. frequency — CA3078AT.




Fig. 10-Output and common-mode voltage vs. supply voltage.




Fig.13-Input offset voltage vs. temperature.




Fig.14-Input offset current vs. temperature.




Fig.16-Open-loop voltage gain vs. temperature.




Fig. 18-Equivalent input noise voltage vs. frequency.




Fig.15-Input bias current vs. temperature.




Fig.17-Total quiescent current vs. temperature.




Fig.19-Equivalent input noise current vs. frequency.




Fig.20-Slew rate vs. closed-loop gain — CA3078T.




Fig.22-Transient response and slew-rate, unity gain (inverting) test circuit.




Fig. 24-Phase compensation capacitance vs. closed-loop gain — CA3078T.




Fig.21-Slew rate vs. closed-loop gain — CA3078AT.




Fig.23-Slew-rate, unity gain (non-inverting) test circuit.




Fig. 25-Phase compensation capacitance vs. closed-loop gain — CA3078AT.

Table I - Unity-gain slew rate vs. compensation - CA3078T and CA3078AT

SUPPLY VOLTS: $V^+$ = 6, $V^-$ = -6  OUTPUT VOLTAGE ( $V_O$ ) = $\pm 5V$ LOAD RESISTANCE ( $R_L$ ) = 10 k $\Omega$	TRANSIENT RESPONSE: 10% OVERSHOOT FOR AN OUTPUT VOLTAGE of 100 mV AMBIENT TEMPERATURE ( $T_{\rm A}$ ) = 25°C								т	
		UNITY G	AIN (INVE	RTING)	Fig. 22	UI	NITY GAI	N (NON-IN	IVERTIN	G) Fig. 23
COMPENSATION TECHNIQUE	R1	C1	R2	C2	SLEW RATE	R1	C1	R2	C2	SLEW RATE
CA3078T - I <sub>Q</sub> = 100 μA	kΩ	pF	kΩ	μF	V/μs	kΩ	pF	kΩ	μF	V/μs
Single Capacitor	0	750	∞	0	0.0085	0	1500		0	0.0095
Resistor & Capacitor	3.5	350	∞	0	0.04	5.3	500	∞	0	0.024
Input	∞	0	0.25	0.306	0.67	∞	0	0.311	0.45	0.67
CA3078AT - I <sub>Ω</sub> = 20 μA										
Single Capacitor	0	300	∞	0	0.0095	0	800	∞	0	0.003
Resistor & Capacitor	14	100	∞	0	0.027	34	125	∞	0	0.02
Input	00	0	0.644	0.156	0.29	∞	0	0.77	0.4	0.4

#### **OPERATING CONSIDERATIONS**

#### Compensation Techniques

The CA3078AT and CA3078T can be phase-compensated with one or two external components depending upon the closed-loop gain, power consumption, and speed desired. The recommended compensation is a resistor in series with a capacitor connected from terminal 1 to terminal 8. Values of the resistor and capacitor required for compensation as a function of closed loop gain are shown in Figs. 24 and 25. These curves represent the compensation necessary at quiescent currents of 20  $\mu\text{A}$  and 100  $\mu\text{A}$ , respectively, for a transient response with 10% overshoot. Figs. 21 and 22 show the slew rates that can be obtained with the two different compensation techniques. Higher speeds can be achieved with input compensation, but this increases noise output.

Compensation can also be accomplished with a single capacitor connected from terminal 1 to terminal 8, with speed being sacrificed for simplicity. Table 1 gives an indication of slew rates that can be obtained with various compensation techniques at quiescent currents of 20  $\mu A$  and 100  $\mu A$ .

#### Single Supply Operation

The CA3078AT and CA3078T can operate from a single supply with a minimum total supply voltage of 1.5 volts. Figs. 27 and 28 show the CA3078AT or CA3078T in inverting and non-inverting 20-dB amplifier configurations utilizing a 1.5-volt type "AA" cell for a supply. The total power consumption for either circuit is approximately 675 nanowatts. The output voltage swing in this configuration is 300 mV p-p with a 20  $k\Omega$  load.

INVERTING RF

V+ Q

VALUE of Rg required to have a null adjustment range of ±7.5 mV

$$RB = \frac{R_1 V +}{R_8 \times R_1 \times R_2}$$
assuming R<sub>B</sub> >> R<sub>1</sub>

92CS-208I3

NON-INVERTING

INPUT RI

CA3078ATA

G

OUTPUT

Value of Rg required to have a null adjustment range of \$1.75 mV 
$$^{\circ}$$
 Rg  $^{\circ}$  Rj Rg  $^{\circ}$  Rg  $^{\circ}$  Rj Rg  $^{\circ}$  Rg  $^{\circ}$  Rg  $^{\circ}$  Rj Rg  $^{\circ}$  Rg  $^{\circ}$  Summing Rg  $^{\circ}$  S  $^{\circ}$  Rj Rg  $^{\circ}$  Assuming Rg  $^{\circ}$  S  $^{\circ}$  Rj Rg  $^{\circ}$  Rg  $^{$ 

Fig.26-Offset voltage null circuit.





Fig.27-Inverting 20-dB amplifier circuit.

Fig.28-Non-inverting 20-dB amplifier circuit.

## DIMENSIONAL OUTLINE 8-LEAD PACKAGE JEDEC MO-002-AL



#### **NOTES**


- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within .007" (.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi$ B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$ B<sub>2</sub> applies between L<sub>2</sub> and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond .500" (12.70 mm).
- 4. Measure from Max.  $\phi D$ .
- 5.  $N_1$  is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

SYMBOL	INC	HES	NOTE	MILLIN	IETERS
	MIN.	MAX.		MIN.	MAX.
а	.20	0 TP	2	5.88	TP
A <sub>1</sub>	.010	.050		.26	1.27
A <sub>2</sub>	.165	.185		4.20	4.69
φB	.016	.019	3	.407	.482
φB <sub>1</sub>	.125	.160		3.18	4.06
<i></i> ₽ B 2	.016	.021	3	.407	.533
φD	.335	.370		8.51	9.39
øD <sub>1</sub>	.305	.335		7.75	8.50
F <sub>1</sub>	.020	.040		.51	1.01
j	.028	.034		.712	.863
k	.029	.045	4	.74	1.14
Ll	.000	.050	3	.00	1.27
L <sub>2</sub>	.250	.500	3	6.4	12.7
L <sub>3</sub>	.500	.562	3	12.7	14.27
α	45 <sup>0</sup>	TP		45 <sup>0</sup>	TP
N	8	3	6	8	
$N_1$	3	3	5		3



# **Linear Integrated Circuits**

CA3033 CA3033A CA3047 CA3047A



RCA-CA3033 is a high-performance integrated circuit operational amplifier featuring high input impedance, high gain, high power output, and low input-offset voltage and current. The device consists of two differential amplifiers in cascade and a single-ended class-B power output stage on a single monolithic silicon chip.

RCA-CA3033A has all the superior features and characteristics of the CA3033 but, in addition, can be operated at higher supply voltages to provide higher gain, higher common mode rejection, greater maximum output voltage swing, and more than double the power output.

RCA-CA3033 and CA3033A are hermetically sealed in 14-lead "dual-in-line" ceramic packages and are designed for operation over the full military temperature range of  $-55\,^{\rm O}{\rm C}$  to +125  $^{\rm O}{\rm C}$  .

The RCA-CA3047 and CA3047A are electrically identical to the CA3033 and CA3033A, respectively, but are limited in operating and storage temperature range.

The RCA-CA3047 and CA3047A are supplied in 14-lead, "dual-in-line" plastic packages and are designed to operate over the temperature range of  $0^{\circ}$ C to  $+70^{\circ}$ C, ambient.

Companion Application Note, ICAN-5641 "Application of RCA CA3033 and CA3033A High Performance Integrated-Circuit Operational Amplifiers."

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as +30%.

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

# **Operational Amplifiers**

For High-Output-Current Applications

CA3033

#### **APPLICATIONS**

- Comparator
- Integrator
- Differentiator
- Audio Amplifier
- Summing Amplifier
- Servo Driver
- DC Amplifier
- Multivibrator
- Narrow Band and Band Pass Amplifier

CA3033A

#### **FEATURES**

<u>_c</u>	A3047	CA3047A	
V+	= +12 V	V <sup>+</sup> = 15 V	
v-	= -12 V	V- = -15 V	
Output Current	36	76	mA min.
Input Offset Current .	35	25	nA max.
■ Open Loop Differential			
Gain	84	87	dB min.
Output Voltage Swing.	18	23	V <sub>p-p</sub> min.
■ Input Bias Current	350	180	nA max.
■ Power Output	80	220	mW min.
<ul> <li>Common Mode Rejection Ratio</li> </ul>	84	93	dB min.




Fig. 1 - Schematic diagram of operational amplifiers, CA3033, CA3033A, CA3047, CA3047A.

#### ABSOLUTE-MAXIMUM RATINGS

	CA3033	CA3033A	CA3047	CA3047A
INPUT SIGNAL VOLTAGE	<u>+</u> 10 V	-13 V, +10 V	<u>+</u> 10 V	-13V, +10 V
DEVICE DISSIPATION:			_	,
Up to T <sub>A</sub> = 25 °C	1.2 W	1.2 W	750 mW	750 mW
Above T <sub>A</sub> = 25 <sup>o</sup> C	Derate at	8 mW/°C	Derate at 6	6.67 mW/°C
TEMPERATURE RANGE:				
Operating	−55 °C to	+125 °C	0 °C to	+70°C
Storage	−65 °C to	+150°C	−65 °C to	+150 °C

## MAXIMUM VOLTAGE RATINGS at TA = 250 C

CA3033, CA3047

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to the horizontal terminal 14 is 0 to +4 volts.

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1		*	*	*	*	*	*	*	*	*	*	*	*	+4
2			*	*	*	*	*	*	*	*	*	*	*	+26 0
3				*	*	0 -26	*	*	*	*	*	*	*	+26 0
4					+5 -1	0 -15	*	*	*	*	*	*	*	+26 0
5						0 -26	*	+20 -1 Note 1	*	*	*	*	+20 -1 Note 1	*
6							+26 0	+26 0	+26 0	+26 0	+26 0	+26 0	+26 0	+26 0
7								+20 -2 Note 1	*	*	*	*	+20 -2 Note 1	+26 0
8									+20 -1 Note 2	+20 -2 Note 3	+20 -2 Note 3	+20 -1 Note 2	*	+26 0
9										+1 -5	*	+5 <del>-</del> 5	+1 -20 Note 2	+26 -5
10											+10 -10	*	+2 -20 Note 3	+26 -10
11												+1 -5	+2 -20 Note 3	+26 -10
12													+1 -20 Note 2	+26 -5
13														*
14														Sub- strate

MAXIMUM **CURRENT RATINGS** CA3033 CA3047 CA3033A CA3047A

TERM- INAL No.	IIN mA	I OUT
1	5	5
2	20	•
3	50	50
4	10	10
5	5	5
6	-	-
7	5	5
8	1	1
9	1	0.1
10	1	0.1
11	1	0.1
12	1	0.1
13	1	1
14	-	-

Notes:

- 1 This rating applies to the more positive terminal of terminals 8 and 13.
- 2 This rating applies to the more positive terminal of terminals 9 and 12.
- 3 This rating applies to the more positive terminal of terminals 10 and 11.

<sup>\*</sup>Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

MAXIMUM

#### MAXIMUM VOLTAGE RATINGS at TA = 250 C

#### CA3033A, CA3047A

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to the horizontal terminal 14 is 0 to +4 volts.

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1		*	*	*	*	*	*	*	*	*	*	*	*	+4 0
2			*	*	*	*	*	*	*	*	*	*	*	+38
3				*	*	0 -38	*	*	*	*	*	*	*	+38
4					+5 -1	0 -22	*	*	*	*	*	*	*	+38
5						0 -38	*	+30 -1 Note 1	*	*	*	*	+30 -2 Note 1	*
6							+38 0	+38 0	+38 0	+38.	+38 0	+38 0	+38 0	+38
7								+30 -2 Note 1	*	*	*	*	+20 -2 Note 1	+38
8									+30 -1 Note 2	+30 -2 Note 3	+30 -2 Note 3	+30 -1 Note 2	*	+38
9										+1 -5	*	+5 -5	+1 -30 Note 2	+38 -5
10											+10 -10	*	+2 -20 Note 3	+38 -10
11												+1 -5	+2 -30 Note 3	+38 -10
12													+1 -30 Note 2	+38
13			,											*
14														Sub- strate

CURRENT RATINGS are identical for all four types

(See CA3033, CA3047 chart)

Notes: See CA3033, CA3047 Rating Chart Notes.




Fig. 2a - Input offset voltage, input offset voltage sensitivity, and device dissipation test circuit.




Fig. 2b - Typical input offset voltage vs. ambient temperature.

## **ELECTRICAL CHARACTERISTICS** For Equipment Design

							LII	MITS			
			Test Conditions			CA3033 CA3047			CA30334 CA3047		
Characteristics Sym		Cir- cuit	T <sub>A</sub> = 25° C	Typical Charac- teristics Curves	j	DC Supp V+ = 12 V V- = -12 V			V Voltage V+ = 15 V V- = -15 V		
		Fig.		Fig.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage	V <sub>I0</sub>	2a		2b	-	2.6	5	-	2.9	5	mV
Input Offset Current	<b>I</b> 10	3a		3b	-	5	35	-	9	25	nA
Input Bias Current	$I_{\mathbf{I}}$	3a		3c	-	70	350	-	100	180	nA
Input Offset Voltage Sensitivity: Positive	△V <sub>10</sub> /△V+	2a		_	_	0.3	0.5	-	0.2	0.5	mV/V
Negative	△V <sub>10</sub> /△V-	2a		-	-	0.3	0.5	-	0.2	0.5	mV/V
Device Dissipation	PT	2a		_	60	120	180	80	170	300	mW
Open-Loop Differential Voltage Gain	AOL	-	f = 1 kHz	4	84	90	_	87	93	_	dB
Common-Mode Rejection Ratio	CMRR	-		5	84	100	_	93	105	-	dB
Common-Mode Input-Voltage Range	V <sub>ICR</sub>	-		-	-7.5	+5,-9	+3.5	-9.7	6,–11	4.7	v
Maximum Output-Voltage Swing	V <sub>0</sub> (P-P)	_	$f = R_L = 500 \Omega$ $R_L = 300 \Omega$	-	18 -	22 -	<u> </u>	- 23	– 25	<u> </u>	Vp.p
Input Impedance	$z_{\mathbf{I}}$	-		-	0.25	1.5	_	0.6	1	-	МΩ
Output Current	I <sub>0</sub>	- :	$R_L = 500 \Omega$ $R_L = 300 \Omega$	6	35	44 —	<u> </u>	- 76	- 83	-	mA- (P-P)
Power Output THD <5%	P <sub>C</sub>	-	$R_L = 500 \Omega$ $R_L = 300 \Omega$	7	80	122		_ 220	– 255	<u> </u>	mW

## **ELECTRICAL CHARACTERISTICS** Typical Values Intended Only for Design Guidance

Input Offset Voltage Drift -55° C to 125° C	V <sub>IO</sub> /△T	2a	2b	-	6.6	-	-	6.6	_	μV/ °C
Input Offset Current Drift -55°C to 25°C	I <sub>10</sub> /△T	3a	3ь	_	1	-	_	1	-	nA/ °C
25°C to 125°C				-	0.08	-	-	0.08	-	
60-dB Amplifier Bandwidth	BW	8a $C_x$ , $C_y = 0.001 \mu\text{F}$	8b,c	-	230	-		350	<del>-</del>	kHz
Slew Rate	SR	9 (amplifier circuit only)	_	-	2.7	-	-	3	-	V/μs




Fig. 3a - Input offset current and input bias current test circuit.




Fig. 3b - Typical input offset current vs. ambient temperature.




Fig. 4 - Typical open-loop differential voltage gain vs. ambient temperature.

#### PROCEDURES:

A. Inverting Input Current

Set switch,  $S_1$  in closed position and set switch,  $S_2$  in open position.

Measure output voltage and convert this reading to inverting input current using the following relation:

$$I_{I}$$
 inverting (in  $\mu$ A) =  $\frac{V_{OUT}$  (in volts)

B. Non-inverting Input Current

Set switch,  $S_1$  in open position and set switch,  $S_2$  in closed position.

Measure output voltage and convert this reading to non-inverting input current using the following relation:

$$I_1$$
 non-inverting (in  $\mu$ A) =  $\frac{-V_{OUT}$  (in volts)

C. Input Offset Current

Set switches, S<sub>1</sub> and S<sub>2</sub> in open positions.

Measure output voltage and convert this reading to input offset current using the following relation:

$$I_{1O}$$
 (in  $\mu$ A) =  $\frac{V_{OUT}$  (in volts)




Fig. 3c - Typical input bias current vs. ambient temperature.




Fig. 5 - Typical common mode rejection ratio vs. ambient temperature.




Fig. 6 - Typical peak-to-peak output current vs. load resistance.




Fig. 7 - Typical power output vs. load resistance.




Fig. 8a - Typical 60-dB amplifier.




Fig. 8b - Typical phase compensation characteristics for CA3033, CA3047 ( $V^+ = +12$  V,  $V^- = -12$  V)

For any desired closed loop gain (in decibels), read horizontally along the gain line to the attenuation curve which provides the desired closed loop bandwidth. The required values for the compensation capacitors is shown on the curve. Move vertically from the intersection of the gain and attenuation lines until the phase angle curve  $\langle \phi \rangle$  is reached and read the phase angle between the input and output on the right-hand scale. The difference between the indicated phase angle and 180° is the typical phase margin. (A minimum phase margin of 45° is recommended to allow for component variations and differences among amplifiers.) If the phase margin is smaller than required, the desired bandwidth can be stably achieved through the use of a more complex feedback network. As the closed loop gain approaches unity, the compensating capacitors required (0.3  $\mu$ F

to 1.0  $\mu$ F) are bulky and costly. A capacitor one-half the value shown on the chart, connected between terminals 8 and 13, and a 0.001  $\mu$ F capacitor from either terminals 8 or 13 to ground or V— is an acceptable alternative method. This arrangement provides the same gain-phase roll-off shown on the curves and permits the use of more readily available, lower-voltage disc capacitors which are smaller and cost less. For linear operation, the maximum expected difference voltage between the two collectors is less than 1 volt.

Figure 8a shows the phase compensating capacitors ( $C_X$ ,  $C_V$ ) returned to ground. In some systems with large parasitic impedances in the power supply system, returning these capacitors to the negative ( $V^-$ ) supply may result in more stable operation.




Fig. 8c - Typical phase compensation characteristics for CA3033A, CA3047A (V<sup>+</sup> = 15 V, V<sup>-</sup> = -15 V).




Fig. 9 - Amplifier with single voltage supply and associated pulse response waveforms and distortion curves.


#### **OPERATING CONSIDERATIONS**

The CA3033, CA3033A, CA3047, and CA3047A operational amplifiers have very high peak-pulse current capability. The open-loop output impedance is typically less than 30 ohms at 10 kHz and the peak short circuit output current may exceed 100 milliamperes. To prevent possible damage to the chip because of excessive dissipation it is important that the output stage is not subjected to sustained high peak currents. To minimize the possibility of dam-

age from accidental shorts, it is recommended that a 51-ohm resistor be placed in series with the output circuit.

When high peak output currents are required of the amplifier, it is desirable to provide a current-limiting resistor of about 2200 ohms in series with the collector of transistor  $Q_{14}$ . This resistor may be returned to ground, or, if its value is increased to 4700 ohms; it may be returned to the  $V^{\pm}$  terminal

CA3033, CA3033A 14-Lead Dual-In-Line Ceramic Package JEDEC MO-001-AD




INDEX AREA							1	
	2	3				1	1	
N N					E1	E	<b>^</b>	
₩	beed	₩ ₩	ш	<b>E</b>	<b>H</b>		C	9255-4411


SYMBOL	INC	HES	NOTE	MILLIM	ETERS
31 M BUL	MIN	MAX	NOTE	MIN	MAX
Α	.120	.160		3.05	4.06
A	.020	.065	1 .	.51	1.65
В	.014	.020		.356	. 508
В	.050	.065	1	1.27	1.65
C	.008	.012	1	.204	.304
D	.745	.770	1	18.93	19.55
E	. 300	.325	1	7.62	8.25
E <sub>1</sub>	. 240	. 260	1	6.10	6.60
e1	. 100	TP	2	2.54 TP	
e'A	.300	TP	2, 3	7.62	TP
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030	1	.000	.76
а	00	150	4	00	150
N	14		5	14	
N	0		6		0
Q <sub>1</sub>	.050	.085	1	1.27	2.15
s	.065	.090	1	1.66	2.28

#### NOTES

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.

CA3047, CA3047A 14-Lead Dual-In-Line Plastic Package JEDEC MO-001-AB





SYMBOL	INC	HES	NOTE	MILLIM	ETERS	
STMBUL	MIN MAX		NUTE	MIN	MAX	
Α	.155 .200			3.94	5.08	
Aı	.020	.050		.51	1.27	
В	.014	.020		.356	.508	
В	.050	.065		1.27	1.65	
С	.008	.012		. 204	.304	
D	.745	.770		18.93	19.55	
E	. 300	.325		7.62	8.25	
E	. 240	. 260	1 1	6.10	6.60	
e1	. 100	TP	2	2.54 TP		
e'A	.300	TP	2, 3	7.62	TP	
L	. 125	.150		3.18	3.81	
L <sub>2</sub>	.000	.030	1	.000	.76	
а	00	150	4	00	150	
N	14		5	1	4	
N	0		6			
Q1	.040	.075		1.02	1.90	
S	.065	.090	l	1.66	2.28	

#### NOTES


- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- B. e<sub>A</sub> applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
- 6.  $N_{\mbox{\scriptsize 1}}$  is the quantity of allowable missing leads.



# **Linear Integrated Circuits**

Monolithic Silicon

Premium Types CA6078AS, CA6078AT CA6741S, CA6741T



# **Operational Amplifiers**

CA6078AT — Micropower Type CA6741T — General-Purpose Type


For Applications where Low Noise (Burst + 1/f) is a Prime Requirement

Virtually free from "popcorn" (burst) noise: device rejected if any noise burst exceeds 20  $\mu$ V (peak), referred to input over a 30-second time period.

RCA-CA6078AT and CA6741T\* are low-noise linear IC operational amplifiers that are virtually free of "popcorn" (burst) noise.

These low-noise versions of the CA3078AT and CA3741T are a result of improved processing developments and rigid burst-noise inspection criteria. A highly selective test circuit (See Fig. 2) assures that each type meets the rigid low-noise standards shown in the data section. This low-burst-noise property also assures excellent performance throughout the 1/f noise spectrum.

In addition the CA6078AT and CA6741T offer the same features incorporated in the CA3078AT and CA3741T respectively, including output short-circuit protection, latch-free operation, wide common-mode and differential-mode signal ranges, and low-offset nulling capability.



#### CA6741T

#### Applications:

- Low-noise AC amplifier
- Narrow-band or band-pass filter
- Integrator or differentiator
- DC amplifier
- Summing amplifier

# NOTE: PIN 4 IS CONNECTED TO CASE

#### grator or differentiator

#### CTED TO CASE

#### Features:

- Internal phase compensation
- Input bias current: 500 nA max.
- Input offset current: 200 nA max.
- Open-loop voltage gain: 50,000 (94 dB) min.
- Input offset voltage: 5 mV max.

For detailed data, characteristics curves, schematic diagram, dimensional outline, and test circuits, refer to the Operational Amplifier Data Bulletins File No. 531 and 535. In addition, for details of considerations in burst-noise measurements, refer to Application Note, ICAN-6732, "Measurement of Burst ("Popcorn") Noise in Linear IC's".

The CA6078AT and CA6741T utilize the hermetically sealed 8-lead TO-5 type package. The CA6078AT and the CA6741T can also be supplied on request with dual-in-line formed leads. These types are identified as the CA6078AS and CA6741S. This formed-lead configuration conforms to that of the 8-lead dual-in-line (Mini-Dip) package. For terminal arrangements, see page 4.

# TOP VIEW COMPENSATION B TAB TAB TOP VIEW

NOTE: PIN 4 IS CONNECTED TO CASE

Features:

## **CA6078AT**

# Applications:

- Portable electronics
- Medical electronics
- DC amplifier
- Narrow-band or band-pass filter
- Integrator or differentiator
- Instrumentation
- Telemetry
- Summing amplifier
- Open-loop voltage gain: 40,000 (92 dB) min.
- Input offset voltage:3.5 mV max.
- Operates with low total supply voltage:
   1.5 V min. (± 0.75 V)

9205-20298


- Low quiescent operating current:
- adjustable for application optimization
- Input bias current: adjustable to below 1 nA

<sup>\*</sup>Formerly Dev. No. TA5807X and TA6029 respectively.


MAXIMUM RATINGS.	Absolute-Maximum	Values at	$T_A = 250 C$

	CA6741T	CA6078AT
DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminals)	44 V	36 V
Differential-Mode Input Voltage	±30 V	±6 V
Common-Mode DC Input Voltage	±15 V	V <sup>+</sup> to V <sup>-</sup>
Device Dissipation:		
Up to 75°C (CA6741T), Up to 125° (CA6078AT)	500 mW	250 mW
Above 75°C	Derate linearly 5 mW/°C	_
Temperature Range:		
Operating	–55 to +125 °C	-55 to +125 °C
Storage	-65 to +150 °C	-65 to +150 °C
Output Short-Circuit Duration	No limitation	No limitation
Lead Temperature (During soldering):		
At distance 1/16 ±1/32 inch (1.59 ±0.79 mm)		
from case for 10 seconds max	300 °C	300 oC

<sup>▲</sup> If Supply Voltage is less than ±15 volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.




a. Typ. device with high-burst-noise characteristic.



b. Typ. device controlled for burst noise.

Fig.1—Typ. waveforms of type with high burst noise and type controlled for burst noise.



 $R_{S1}$  à  $R_{S2}$  =100k $\Omega$  for Ca6741T and 200k $\Omega$  for Ca6078AT  $\star$  Ca6741T or Ca6078AT 92CS-19423

Fig.2-Block diagram of burst-noise "popcorn" test equipment.

Short circuit may be applied to ground or to either supply.

## ELECTRICAL CHARACTERISTICS - CA6078AT, For Equipment Design.

		TEST CONDITIONS		LIMITS		
CHARACTERISTICS	SYMBOLS	Supply Volts: $V^+ = 6$ , $V^- = -6$ $T_A = 25^{\circ}C$ , $I_Q = 20 \mu A$	MIN.	TYP.	MAX.	UNITS
Noise Characteristic						
"Popcorn"		Bandwidth = 1 kHz		ejected if th		
(Burst) Noise		R <sub>SI</sub> = R <sub>S2</sub> = 200 kΩ		1/f), referre ak, during a		
Principal Characteristics (For detailed E	lectrical Char	acteristics refer to CA3078AT Dat	a Bulletin,	File No. 53	35.)	
Input Offset Voltage	ViO	$R_S \le 10 \text{ k}\Omega$	-	0.7	3.5	mV
Input Offset Current	110			0.5	2.5	nA
Input Bias Current	1IB		-	7	12	nA
Open-Loop						
Differential	AOL	R <sub>L</sub> ≥ 10 kΩ	40,000	100,000	_	
Voltage Gain		V <sub>O</sub> = ±4V	92	100	_	dB
Common-Mode Input Voltage Range	VICR	V+ = V- = 15 V	±14	_	_	V
Common-Mode Rejection Ratio	CMRR	$R_S \le 10 \text{ k}\Omega$	80	115	_	dB
0	\/ - (0.0)	R <sub>L</sub> ≥ 10 Ω	±13.7	±14.1	_	V
Output Voltage Swing	VO(P-P)	R <sub>L</sub> ≥ 2 kΩ	_	±14	_	1 °
Supply Current	١a		-	20	25	μΑ

## **ELECTRICAL CHARACTERISTICS – CA6741T**, For Equipment Design.

		TEST CONDITIONS				
CHARACTERISTICS	SYMBOLS	Supply Volts; $V^+ = 15$ , $V^- = -15$ $T_A = 25^{\circ}C$	MIN.	TYP.	MAX.	UNITS
Noise Characteristic						
"Popcorn"		Bandwidth = 1 kHz		rejected if th		
(Burst) Noise		R <sub>S1</sub> = R <sub>S2</sub> = 100 kΩ		1/ <sub>f</sub> ), referre eak, during		
Principal Characteristics (For detailed E	lectrical Char	acteristics refer to CA3741T Data	Bulletin,	File No. 53	1.)	
Input Offset Voltage	Vio	$R_S \le 10 \text{ k}\Omega$	_	1	5	mV
Input Offset Current	110		_	20	200	nA
Input Bias Current	Iв		_	80	500	nA
Open-Loop						
Differential	AOL	R <sub>L</sub> ≥ 2 kΩ	50,000	200,000	_	
Voltage Gain		V <sub>O</sub> = ±10 V	94	106	-	dB
Common-Mode Input Voltage Range	VICR		±12	±13	_	٧
Common-Mode Rejection Ratio	CMRR	$R_S \le 10 \text{ k }\Omega$	70	90	_	dB
Outrot Valence Society	V <sub>O</sub> (P-P)	R <sub>L</sub> ≥ 10 k Ω	±12	±14	_	V
Output Voltage Swing		R <sub>L</sub> ≥2 kΩ	±10	±13		ľ
Supply Current	Iα		_	1.7	2.8	mA





Fig.3-IN vs. Frequency for CA6078AT.

Fig.4-EN vs. Frequency for CA6078AT.







Fig.5-IN vs. Frequency for CA6741T.


Fig.6-EN vs. Frequency for CA6741T.



ENT (IN): TOTAL NOISE VOLTAGE, REFERRED TO INPUT (READING OBTAINED WITH QUAN-TECH METER)

9205-20264

Fig.7-Test block diagram for EN.




ENT (IN): TOTAL NOISE VOLTAGE, REFERRED TO INPUT (READING OBTAINED WITH QUAN-TECH METER)
92CS-20265


Fig.8-Test block diagram for IN.

#### **DIMENSIONAL OUTLINES**

# 8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS



#### 8-LEAD TO-5 JEDEC MO-002-AL



SYMBOL	INC	HES	NOTE	MILLIMETERS			
	MIN.	MAX.	NOTE	MIN.	MAX.		
а	0.2	00 TP	2	5.88 TP			
Α1	0.010	0.050		0.26	1.27		
A <sub>2</sub>	0.165	0.185		4.20	4.69		
φB	0.016	0.019	3	0.407	0.482		
øB₁	0.125	0.160		3.18	4.06		
<i>φ</i> B <sub>2</sub>	0.016	0.021	3	0.407	0.533		
φD	0.335	0.370		8.51	9.39		
øD <sub>1</sub>	0.305	0.335		7.75	8.50		
F <sub>1</sub>	0.020	0.040		0.51	1.01		
1	0.028	0.034		0.712	0.863		
k	0.029	0.045	4	0.74	1.14		
L <sub>1</sub>	0.000	0.050	3	0.00	1.27		
L <sub>2</sub>	0.250	0.500	3	6.4	12.7		
L <sub>3</sub>	0.500	0.562	3	12.7	14.27		
•	45°	TP		45° TP			
N		8	6	8			
N <sub>1</sub>		3	5	3			

- Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radium of True Position (TP) at maximum material condition.
- 48 applies between L1 and L2.482 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
- 4. Measure from Max. øD.
- 5. N1 is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



# **Linear Integrated Circuits**


Monolithic Silicon

CA3458S\* CA3741CS\* CA3458T CA3741CT CA3558S\* CA3741S\* CA3558T CA3741T

CA3747CE CA3747CF\* CA3747CT CA3747E CA3747F\*

CA3747T

CA3748CS\*
\* CA3748CT
CA3748S\*
CA3748S\*



# **Operational Amplifiers**

High-Gain Single and Dual Operational Amplifiers For Military, Industrial and Consumer Applications

#### Applications:

- *⊂pprications.* ■ Comparator
- DC amplifier
- Integrator or differentiator
- MultivibratorNarrow-band or
- Narrow-band or band-pass filter
- Summing amplifier
- \* Typés CA3458S, CA3558S, CA3741CS, CA3741S, CA3748CS, and CA3748S are formed-lead (DIL-can) versions of the CA3458T, CA3558T, CA3741CT, CA3741T, CA3748CT, and CA3748T, respectively; types CA3747CF and CA3747F are frit-seal versions of the CA3747CE and CA3747E, respectively; see page 20 for package photographs.

#### Features:

- Input bias current (all types): 500 nA max.
- Input offset current (all types): 200 nA max.

RCA-CA3458T, CA3558T (dual types); CA3741CT, CA3741T (single-types); CA3747CE, CA3747CT, CA3747E, CA3747T (dual types); and CA3748CT, CA3748T (single types) are general-purpose, high-gain operational amplifiers for use in military, industrial, and consumer applications.

These monolithic silicon integrated-circuit devices provide output short-circuit protection and latch-free operation. These types also feature wide common-mode and differential-mode signal ranges and have low-offset voltage nulling capability when used with an appropriately valued potentiometer. A 5-megohm potentiometer is used for offset nulling types CA3748CT, CA3748T (See Fig. 9); a 10-kilohm potentiometer is used for offset nulling types CA3741T, CA3747CE, CA3747CT, CA3747T have no specific terminals for offset nulling. Each type consists of a differential-input amplifier that effectively drives a gain and level-shifting stage having a complementary emitter-follower output.

This operational amplifier line also offers the circuit designer the option of operation with internal or external phase compensation. Types CA3748CT and CA3748T, which are externally phase compensated (terminals 1 and 8) permit a choice of operation for improved bandwidth and slew-rate

capabilities. Unity gain with external phase compensation can be obtained with a single 30-pF capacitor. All the other types are internally phase-compensated.

The table, shown below, lists the package configuration, the operating temperature ranges (full military temperature range types, -55°C to +125°C), and compatibility with industry types for each of the RCA operational amplifiers.

RCA's manufacturing process makes it possible to produce IC operational amplifiers with low-burst ("popcorn") noise characteristics. Type CA6741T, a low-noise version of the CA3741T, gives limit specifications for burst noise in the data bulletin, File No. 530. Contact your RCA Sales Representative for information pertinent to other operational amplifier types that meet low-burst noise specifications.

#### NOTE:

Types CA3458T and CA3558T were formerly developmental type TA6111.

Types CA3741CT and CA3741T were formerly types CA3056/741C and CA3056A/741, respectively.

Types CA3747CE, CA3747CT, CA3747E, and CA3747T were formerly developmental type TA6157.

Types CA3748CT and CA3748T were formerly developmental type TA6037.


RCA* Type No.	No. of Ampli.	Phase Comp.	Package Type	Offset Volt. Null	A <sub>OL</sub> (min.)	V <sub>IO</sub> (max.)	T <sub>A</sub> Operating Range	Compatible with Industry Type(s)
CA3458T	dual	internal	8-lead TO-5	no	20,000	6 mV	0 to 70°C	MC1458, N5558
CA3558T	dual	internal	8-lead TO-5	no	50,000	5 mV	-55 to 125°C	MC1558, S5558
CA3741CT	single	internal	8-lead TO-5	yes	20,000	6 mV	0 to 70°C	μΑ741C
CA3741T	single	internal	8-lead TO-5	yes	50,000	5 mV	-55 to 125°C	μΑ741
CA3747CE	dual	internal	14-lead DIP	yes	20,000	6mV	0 to 70°C	μΑ747C
CA3747CT	dual	internal	10-lead TO-5	no	20,000	6 mV	0 to 70°C	μΑ747C
CA3747E	dual	internal	14-lead DIP	yes	50,000	5 mV	-55 to 125°C	μΑ747
CA3747T	dual	internal	10-lead TO-5	no	50,000	5 mV	-55 to 125°C	μΑ747
CA3748CT	single	external	8-lead TO-5	yes	20,000	6 mV	0 to 70°C	μΑ748C
CA3748T	single	external	8-lead TO-5	yes	50,000	5 mV	-55 to 125°C	μΑ748

<sup>\*</sup>The ''T'' or ''E'' suffix after the RCA Type No. indicates a TO-5 type or dual-in-line plastic package, respectively.

MAXIMUM RATINGS, Absolute-Maximum Values at T <sub>A</sub> = 25°C
DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminals):
CA3458T <sup>4</sup> , CA3741CT, CA3747CE <sup>4</sup> , CA3747CT <sup>4</sup> , CA3748CT
CA3558T*, CA3741T, CA3747E*, CA3747T*, CA3748T
Differential Input Voltage · · · · · · · · · · · · · · · · · · ·
DC Input Voltage*
Output Short-Circuit Duration
Device Dissipation:
Up to 70°C (CA3741CT, CA3748CT)
Up to 75°C (CA3741T, CA3748T)
Up to 30°C (CA3747T, CA3747E)
Up to 25°C (CA3747CE, CA3747CT)
Up to 30°C (CA3558T)
Up to 25°C (CA3458T)
Above indicated temperatures —
Types with TO-5 package
Types with DIP package
Voltage between Offset Null and V <sup>-</sup> (CA3741CT, CA3741T, CA3747CE)
Temperature Range:
Operating — CA3458T, CA3741CT, CA3747CE, CA3747CT, CA3748CT
CA3558T, CA3741T, CA3747T, CA3748T
CA3747E
Storage
Lead Temperature (During Soldering):
At distance 1/16±1/32 inch (1.59±0.79 mm) from case for 10 seconds max


<sup>\*</sup>If Supply Voltage is less than  $\pm 15$  volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.

<sup>▲</sup> Voltage values apply for each of the dual operational amplifiers.




1a—Functional diagram of CA3458T and CA3558T with internal phase compensation.


1b-Functional diagram of CA3741CT and CA3741T with internal phase compensation.



1d—Functional diagram of CA3747CT and CA3747T with internal phase compensation.



1c-Functional diagram of CA3747CE and CA3747E with internal phase compensation.



NOTE : PIN 4 IS CONNECTED TO CASE

1e—Functional diagram of CA3748CT and CA3748T with external phase compensation.

Fig. 1—Functional diagrams of operational amplifiers.

## ELECTRICAL CHARACTERISTICS

For Equipment Design

					LIMITS						T
Characteristics	Symbols			Typical Charac – teristics Curves	C- CA3747CE* CA3747CT* CS CA3748CT*			CA3558T CA3741T CA3747E * CA3747T * CA3748T *			Units
			Ambient Temperature (T <sub>A</sub> )	Fig.	Min.	Тур.	Max.	Min.	Тур.	Max.	1
			25°C		_	2	6	-	1	5	
Input Offset Voltage	V10	$R_S \leq 10 \text{ k}\Omega$	0 to 70°C	-	_	-	7.5		-	-	m∨
			-55 to +125°C			-		-	1	6	
			25°C		_	20	200	-	20	200	
Input Offset Current	170		−55°C	_	_	_	-		85	500	nA
input Offset Current	-10	}	+125°C	1	-	-		-	7	200	1
			0 to 70°C			-	300		-		
	I	l	25°C		80	500	-	80	500		
Input Bias Current	IIB		−55°C					-	300	1500	nA
mpat bias current	-18		+125°C			-			30	500	
			0 to 70°C		-		800	-	-	-	
Input Resistance	RI		1	-	0.3	2	-	0.3	2	-	МΩ
Open-Loop		$R_L \ge 2 k\Omega$ $V_O = \pm 10 V$	25°C	4,5	20,000	200,000	_	50,000	200,000		
Differential	AOL		0 to 70°C	-	15,000			-	-	-	]
Voltage Gain		VO - 110 V	−55 to +125°C		-	-		25,000		-	1
Common-Mode Input	II	Ĭ	25°C		±12	±13	_	-	-	-	- v
Voltage Range	VICR		-55 to +125°C	6	-	-	-	±12	±13	_	
Common-Mode			25°C		70	90	-	-	_	-	dB
Rejection Ratio	CMRR	R <sub>S</sub> ≤ 10 kΩ	-55 to +125°C	-		-	-	70	90	-	
Supply Voltage		D- < 10 L ()	25°C		-	30	150	-	-	-	
Rejection Ratio	VRR	$R_S \leq 10 \text{ k}\Omega$	-55 to +125 C		-	-	_	-	30	150	1
		B. > 10 + 0	25 °C		±12	±14	_	-	_	_	- v
		R <sub>L</sub> ≥ 10 kΩ	-55 to +125°C		_	-	-	±12	±14	-	
Output Voltage VO(P-P	VO(P·P)		25 C	7	±10	±13		_			
		$R_L \ge 2 k\Omega$	0 to 70 C	1	±10	±13	_	-	-	-	1
			-55 to +125°C	1		-		±10	±13		<u> </u>
			25°C		_	1.7	2.8		1.7	2.8	mA
Supply Current	1		−55° C	1 -	-	-	_	-	2	3.3	
			+125°C	1	-	-		-	1.5	2.5	1
			25°C	-	_	50	85	_	50	85	
Device Dissipation	PD		-55°C	1		_	_	_	60	100	mW
		ł	+125°C		-	_	~	_	45	75	I

#### **ELECTRICAL CHARACTERISTICS**

Typical Values Intended Only for Design Guidance

Input Capacitance	CI			1.4	1.4	pF
Offset Voltage Adjust- ment Range				±15	±15	mV
Output Resistance	Ro			75	75	Ω
Output Short-Circuit Current				25	25	mA
Transient Response Risetime	t <sub>r</sub>	Unity Gain V <sub>I</sub> = 20 mV	10 (test)	0.3	0.3	μς
Overshoot		$R_L = 2 k\Omega$ $C_L \le 100 pF$	(ckt.), 11	5.0	5.0	%
Slew Rate: Closed Loop	SR	$R_L \geq 2 k\Omega$		0.5	0.5	V/μs
Open Loop≜	1 1			40	40	

<sup>\*</sup>Values apply for each of the dual operational amplifiers.

A Open-loop slew rate applies only for types CA3748CT and CA3748T.




Fig.2—Schematic diagram of operational amplifier with external phase compensation for CA3748CT and CA3748T.




Fig.3—Schematic diagram of operational amplifiers with internal phase compensation for CA3741CT and CA3741T and for each amplifier of the CA3458T, CA3558T, CA3747CE, CA3747CT, CA3747E and CA3747T.




Fig.4—Open-loop voltage gain vs. supply voltage for all types.




Fig.5-Open-loop voltage gain vs. frequency for all types.




Fig.6—Common-mode input voltage range vs. supply voltage for all types.




Fig.7—Peak-to-peak output voltage vs. supply voltage for all types.





Fig.8—Voltage-offset null circuit for CA3741CT, CA3741T, CA3747CE and CA3747E.



 ${\it Fig. 9-Voltage-offset null circuit for CA3748CT and CA3748T}.$ 




Fig. 10-Transient response test circuit for all types.

8-LEAD PACKAGE JEDEC MO-002-AL





Fig.11-Output voltage vs. transient response time for CA3741CT and CA3741T


### **DIMENSIONAL OUTLINES**

### 10-LEAD PACKAGE JEDEC MO-006-AF



# NOTES


- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0,007" (0,178 mm) radius of True Position (TP) at maximum material condition,
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).




SYMBOL	INC	HES	NOTE	MILLI	METERS
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
a	0.23	30 TP	2	5.8	4 TP
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4:19	4.70
φВ	0.016	0.019	3	0.407	0.482
φ <b>B</b> 1	0	0		0	0
øB2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
0D1°	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	369	TP		360 TP	
N	-	10	6	10	
N <sub>1</sub>		1	5	1	

- 4. Measure from Max. φD.
- 5. N<sub>1</sub> is the quantity of allowable missing leads

### 14-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AB





### NOTES

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at g plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4.  $\alpha$  applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions
- 6. N<sub>1</sub> is the quantity of allowable missing leads.

SYMBOL	INC	HES	NOTE	MILLIMETERS	
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.155	0.200		3.94	5.08
Α1	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
В,	0.050	0.065		1.27	1.65
С	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
Ε	0.300	0.325		7.62	8.25
€1	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.10	O TP	2	2.54	TP
e <sub>A</sub>	0.30	O TP	2, 3	7.62	TP
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030	l	0.000	0.76
а	00	15 <sup>0</sup>	4	00	15 <sup>0</sup>
N		14	5		14
N <sub>1</sub>	ĺ	0	6	0	
01	0.040	0.075		1.02	1.90
s	0.065	0.090		1.66	2.28



# **Linear Integrated Circuits**

CA3008 CA3015 CA3030 CA3010 CA3016 CA3037 CA3029 CA3038

# Operational Amplifiers

Monolithic Silicon

6-VOLT TYPES	12-VOLT TYPES	PACKAGE
CA3008	CA3016	14-Lead Flat Pack
CA3010	CA3015	12-Lead TO-5 Style
CA3029	CA3030	14-Lead Plastic Dual In-Line (TO-116)
CA3037	CA3038	14-Lead Ceramic Dual In-Line (TO-116)



CA3008 CA3016



• All types are electrically identical within their voltage groups

- Designed for use in Telemetry, Data-Processing, Instrumentation, and Communication Equipment
- Built-in temperature stability from -55°C to +125°C for flatpack, TO-5 style, and ceramic dual in-line packages; 0°C to +70°C for plastic dual in-line package
- Companion Application Notes ICAN-5290, "Integrated Circuit Operational Amplifiers"; ICAN-5213, "Application of the RCA-CA3015, CA3016 Integrated Circuit Operational Amplifiers"; and ICAN-5015, "Application of the RCA-CA3008, CA3010 Integrated Circuit Operational Amplifiers";

A STANKING TO STANKING THE STANKING TO STANKING THE STANK



CA3029, CA3030


APPLICATIONS


0 CA3037, CA3038

	6 V Types	12 V Types	
Open-Loop Voltage Gain	60	70	dB typ.
Common-Mode Rejection Ratio	94	103	dB typ.
Output Impedance	200	92	$\Omega$ typ.
● Input Offset Voltage	1	1	mV typ.
Static Power Drain at ± 12 V	-	175	mW typ.
± 6 V	30	30	mW typ.
± 3 V	7	7	mW typ.

HIGHLIGHTS

- Narrow-Band and Bandpass Amplifier
- Operational Functions
- Feedback Amplifier
- DC and Video Amplifier
  Multivibrator
- Oscillator
  - ComparatorServo Driver
  - Servo Driver
     Scaling Adder
  - Balanced
     Modulator-Driver





### ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, TA = 25°C

Voltage or current limits shown for each terminal can be applied under the indicated voltage or other circuit conditions for other terminals

All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

Ter	minal	Voltage o					Terr	ninal		or Current			
	CA3008	Lin		Circ	uit Conditi	ons		CA3016		nits	Circ	uit Conditi	ons
CA3010	CA3029 CA3037	Nega- tive	Posi- tive	Teri	ninal	Voltage	CA3015	CA3030 CA3038	Nega- tive	Posi- tive	Tern	ninal	Voltage
12	1	DO NO TERM	T APPLY	Y VOLTAGE FROM AN EX- RCE TO THIS TERMINAL			12	1	DO NO TER	T APPLY NAL SOUI	VOLTAG	E FROM A HIS TERMI	N EX- NAL
				CA3010	CA3008 CA3029 CA3037						CA3015	CA3016 CA3030 CA3038	
1	2	-8 V	0 V	4 10	6 13	-8 +6	1	2	-16 V	0 V	4 10	6 13	-16 +12
2	3	-4 V	+1 V	1 3 4 10	2 4 6 13	0 0 -6 +6	2	3	-8 V	+1 V	1 3 4 10	2 4 6 13	0 0 -12 +12
3	4	-4 V	+1 V	1 2 4 10	2 3 6 13	0 0 -6 +6	3	4	-8 V	+1 V	1 2 4 10	2 3 6 13	0 0 -12 +12
	5		NO (	CONNECT	ION			5		NO	CONNECT	TION	
4	6	-10 V	0 V	1 10	2 13	0 +6	4	6	-20 V	0 V	1 10	2 13	0 +12
	7		NO (	CONNECT	ION			7	NO CONNECTION				
5	8	DO NO TERN	T APPLY	VOLTAG	E FROM A	N EX- NAL	5	8	DO NOT APPLY VOLTAGE FROM AN EX- TERNAL SOURCE TO THIS TERMINAL			N EX-	
6	9	DO NO TERN	T APPLY	VOLTAG	E FROM A	N EX- NAL	6	9	DO NO TER	T APPLY NAL SOU	VOLTAG	E FROM A HIS TERMI	N EX- NAL
7	10	0 V	+7 V	1 4 10	2 6 13	0 -6 +6	7	10	0 V	+14 V	1 4 10	2 6 13	0 -12 +12
8	11	DO NO TERN	T APPLY	VOLTAG	E FROM A	N EX- NAL	8	11	DO NO TER	T APPLY	VOLTAG	E FROM A HIS TERMI	N EX- NAL
9	12	30 п	ıΑ	6 & 13 CA3	6 13 Between To 2 (CA3008, 029, CA303 (CA3010)	. 1	9	12	30	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			+12 minals
10	13	0 V	+10 V	1 4	2 6	0 -6	10	13	0 V	+20 <b>V</b>	1 4	2 6	0 -12
- 11	14	0 V	+7 V	1 4 10	2 6 13	0 -6 +6	11	14	0 V	+14 V	1 4 10	2 6 13	0 -12 +12
CA	\SE	Inter CA30	nally coni 010 (Subs	nected to trate) DO I	Terminal N NOT GROU	0.4, IND	C	ASE	Inter CA30	nally con 015 (Subst	nected to T rate) DO N	Terminal No IOT GROUI	0.4, ND
				CA201									

CA3037	CA3038	CA3030
CA3016	CA3015	CA3029
CA3008	CA3010	Í

OPERATING TEMPERATURE RANGE . . -55°C to +125°C | -40°C to +85°C | MAXIMUM SIGNAL VOLTAGE . . . . -8 V to +1 V | -4 V to + STORAGE TEMPERATURE RANGE . . . -65°C to +150°C | -65°C to +150°C | MAXIMUM DEVICE DISSIPATION . . . . . 600 mW | 300 mW

	CA3016 CA3030	CA3015 CA3038	CA3008 CA3029	CA30:
OLTAGE.		-8 V to +1 V	-4 V to +1 V	7

# ELECTRICAL CHARACTERISTICS at TA = 25°C

Characteristics	Symbols	Special Test Terminal No.8 (C CA3016, CA30 CA3037, CA30	CA3008, 29, CA3030, 38)	Test Cir- cuit		CA3008 CA3010 CA3029	)		CA3016 CA3015 CA3030		Units	Typical Charac- teristic	
		Terminal No.5 (C CA3015) Not C	onnected	Fig.	CA3037			CA3038				Curves	
STATIC CHARACTERISTI	Unless Otherwise Specified					Тур.	Max.	Min.	Тур.	Max.	<u> </u>	Fig.	
Input Offset Voltage	V <sub>10</sub>	VCC = +6V, = +12V	VEE = -6V = -12V	4	-	1.08	5 -	:	1.37	5	mV	2	
Input Offset Current	110	= +6V = +12V	= -6V = -12V	5	-	0.54	5	-	1.07	- 5	μ <b>A</b>	2	
Input Bias Current	IB	= +6V = +12V	= -6V = -12V	5		5.3 -	12 -	-	- 9.6	24	μΑ	3	
Input Offset Voltage Sensitivity: Positive	△v <sub>IO</sub> /△v <sub>CC</sub>	= +6V = +12V	= -6V = -12V	4	-	0.10	1	-	0.096	0.5	mV/V	none	
Negative	△V <sub>IO</sub> /△VEE	= +6V = +12V	= -6V = -12V	1		0.26	1 -	:	0.156	- 0.5	•/	Hone	
		= +6 V = +12V	= -6 V = -12V		-	30 -	-		- 175	-			
Device Dissipation	PD	5 shorted to 9	. [ ]	4	-	102	-	-	-	-	mW	none	
		8 shorted to 12	V <sub>CC</sub> = +12V, V <sub>EE</sub> = -12V			-		<u> </u>	500				
DYNAMIC CHARACTERIS	TICS: All tests	at f = 1 kHz excep	t BW <sub>OL</sub>										
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	VCC = +6V, = +12V	VEE = -6V = -12V	8	57 -	60 -	-	66	- 70	-	dB	6 & 7	
Open-Loop Bandwidth at -3 dB Point	BWOL	= +6V = +12V	= -6V = -12V	8	200 -	300 -	-	200	- 320	-	kHz	6 & 7	
Common-Mode Rejection Ratio	CMRR	VCC = +6V, = +12V	VEE = -6V = -12V	11	70 -	94	-	- 80	103	-	dB	12	
Maximum Output-Voltage Swing	V <sub>0</sub> (P-P)	= +6V = +12V	= -6V = -12V	8	4	6.75	-	- 12	14	-	V <sub>P-P</sub>	9 & 10	
Input Impedance	Z <sub>IN</sub>	= +6V = +12V	= -6V = -12V	14	10 -	14	-	- 5	- 7.8	-	kΩ	13	
Output Impedance	ZOUT	= +6V = +12V	= -6V = -12V	15	-	200	-		92	-	Ω	16	
Common-Mode	V <sub>ICR</sub>	= +6V	= -6V	11	0.5 to - 4	-	-	- 0.65	-		V	none	
Input-Voltage Range	10K	YICR	= +12V	= -12V		·	-		to - 8	-			

Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038; Italic Numbers in Square Boxes are for CA3010, CA3015

### INPUT OFFSET VOLTAGE AND CURRENT




Fig.2

### INPUT BIAS CURRENT




Fig.3

# INPUT OFFSET VOLTAGE, INPUT OFFSET VOLTAGE SENSITIVITY, AND DEVICE DISSIPATION TEST CIRCUIT




Fig.4

### Procedure:

### Input Offset Voltage

- 1. Adjust  $V_{\mbox{\footnotesize E}}$  for a DC Output Voltage  $(V_{\mbox{\footnotesize OUT}})$  of 0  $\pm$  0.1 volts.
- 2. Measure VE and record Input Offset Voltage in millivolts as  $V_{\mbox{\footnotesize{E}}}/1000.$

### Input Offset Voltage Sensitivity

- 1. Adjust  $V_{\mbox{\footnotesize E}}$  for a DC Output Voltage (V\_OUT) of 0  $\pm$  0.1 volts.
- 2. Increase | VCC | by 1 volt and record output voltage (VOLT).
- 3. Decrease | VCC | by 1 volt and record output voltage (VOUT).
- 4. Divide the difference between  $V_{\mbox{OUT}}$  measured in steps 2 and 3 by the change in  $V_{\mbox{CC}}$  in steps 2 and 3.

$$\frac{V_{OUT}}{V_{CC}} = \frac{V_{OUT} \text{ (Step 2)} - V_{OUT} \text{ (Step 3)}}{2 \text{ volts}}$$

5. Refer the reading to the input by dividing by Open Loop Voltage Gain (A $_{\Omega I}$ ).

$$V_{1O}/V_{CC} = \frac{V_{OUT}/V_{CC}}{A_{OL}}$$

- 6. Repeat procedures 1 through 5 for the Negative Supply (VEE).
- 7. Device Dissipation

### Procedure:

### Input Bias Current and Input Offset Current

- 1. Adjust VE for  $|V_{OUT}| < 0.1 \text{ V DC}$ .
- 2. Measure and record  $V_E$  and  $V_{IN_4}$ .
- 3. Calculate the Input Bias Current using the following equation:

$$I_{14} = \frac{V_{1N_4}}{100 \text{ k}\Omega}$$

4. Calculate the Input Offset Current using the following equation:

$$I_{IO} = \sqrt[3]{E}/100 \text{ k}\Omega$$

# INPUT OFFSET CURRENT AND INPUT BIAS CURRENT TEST CIRCUIT






Fig.5

Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038; Italic Numbers in Square Boxes are for CA3010, CA3015


### OPEN-LOOP VOLTAGE GAIN vs. FREQUENCY FOR CA3008, CA3010, CA3015, CA3016, CA3037, CA3038



### OPEN-LOOP VOLTAGE GAIN vs. FREQUENCY FOR CA3029 AND CA3030



# OPEN-LOOP DIFFERENTIAL VOLTAGE GAIN, MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE, AND OPEN-LOOP BANDWIDTH AT -3 db POINT TEST CIRCUIT



### Procedure:

- 1. Adjust VE for VOUT = ±0.1 V DC.
- 2. Measure Open-Loop Differential Voltage Gain  $(A_{OL})$  at f = 1 kHz.


$$A_{OL} = 20 \text{ Log}_{10} \frac{V_{OUT}}{V_{IN}}$$


- 3. Measure Maximum Peak-to-Peak Output Voltage at f = 1 kHz.
- 4. Measure Open-Loop Bandwidth at -3 dB Point.

Reference Level = A<sub>OL</sub> at 1 kHz.

Fig.8


### MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE FOR CA3008, CA3010, CA3015, CA3016, CA3037, CA3038






Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038; Italic Numbers in Square Boxes are for CA3010, CA3015

### MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE FOR CA3029 AND CA3030



# COMMON-MODE REJECTION RATIO AND COMMON-MODE INPUT-VOLTAGE-RANGE TEST CIRCUIT



### Procedures:

### Common-Mode Rejection Ratio:

- 1. Set  $V_{BIAS} = 0$ . Adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1 V$ .
- 2. Apply 1-kHz sinusodial input signal and adjust for  $V_S$  = 0.3 V (RMS).
- Measure and record the RMS value of V<sub>OUT</sub>. An oscilloscope is used for this measurement so that the output signal may be visually separated.from noise output.
- 4. Calculate Common-Mode Voltage Gain:

5. Calculate Common-Mode Rejection Ratio:


CMR in dB = ADIFF in dB - ACM in dB.

### Common-Mode Input-Voltage Range:

Calculate and record CMR for various positive and negative values
of V<sub>BIAS</sub> within the maximum limits shown on Page 2. The Common-Mode Input-Voltage Range limits are those values of V<sub>BIAS</sub>
at which CMR is 6 dB less than that calculated in Step 5 of the
procedure given above.




### COMMON-MODE REJECTION RATIO vs. FREQUENCY



Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038; Italic Numbers in Square Boxes are for CA3010, CA3015

### SINGLE-ENDED INPUT IMPEDANCE vs. TEMPERATURE



### SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT






Fig. 14






OUTPUT IMPEDANCE vs. TEMPERATURE Fig.16

### DIMENSIONAL OUTLINES

CA3010, CA3015 TO-5 Style 12-Lead Package




92CS-19774

SYMBOL	INC	HES	NOTE	MILLIMETER		
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX	
a	0.3	230	2	5.8	4 TP	
A <sub>1</sub>	0	0		0	0	
A <sub>2</sub>	0.165	0.185		4.19	4.70	
ФΒ	0.016	0.019	3	0.407	0.482	
φB <sub>1</sub>	0	0		0	0	
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533	
φD	0.335	0.370		8.51	9.39	
φD1	0.305	0.335		7.75	8.50	
F <sub>1</sub>	0.020	0.040		0.51	1.01	
j	0.028	0.034		0.712	0.863	
k	0.029	0.045	4	0.74	1.14	
L <sub>1</sub>	0.000	0.050	3	0.00	1.27	
L2	0.250	0.500	3	6.4	12.7	
L <sub>3</sub>	0.500	0.562	3	12.7	14.27	
α	30°	TP		30° TP		
N	1	2	6	1	12	
N <sub>1</sub>		i	5	1		

### NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N1 is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions

### CA3008, CA3016



	INC	HES		MILLIA	ETERS	
SYMBOL	MIN	MAX	NOTE	MIN	MAX	
A	.008	.100		.21	2.54	
В	.015	.019	1	.381	.482	
С	.003	.006	1	.077	.152	
•	.050	TP	2	1.27	TP	
E	.200	.300		5.1	7.6	
н	.600	1.000		15.3	25.4	
	.150	.350	1	3.9	8.8	
N	1	4	3		14	
Q	.005	.050		.13	1.27	
S	.000	.050		.00	1.27	
Z	.3	00	4	7.62		
Z <sub>1</sub>	.4	00	4	10.16		

### NOTES:


- 1. Refer to Rules for Dimensioning Peripheral Lead Outlines.
- Leads within .005" (.12 mm) radius of True Position (TP) at maximum material condition.
- 3. N is the maximum quantity of lead positions.
- Z and Z<sub>1</sub> determine a zone within which all body and lead irregularities lie.


9255-4300


# CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038


### DIMENSIONAL OUTLINES

CA3029, CA3030 14-Lead Dual In-Line Plastic Package JEDEC-TO-116 CA3037, CA3038 14-Lead Dual-In-Line Ceramic Package JEDEC-TO-116









SYMBOL	INC	HES	NOTE	MILLIMETERS	
STMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.155	0.200		3.94	5.08
A1	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
В1	0.050	0.065		1.27	1.65
С	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E1	0.240	0.260		6.10	6.60
81	0.11	00 TP	2	2.5	4 TP
6A	0.3	00 TP	2, 3	7.6	2 TP
L	0.125	0.150		3.18	3.81
L2	0.000	0.030		0.000	0.76
а	00	150	4	00	150
N	1	4	5	14	
N <sub>1</sub>		0	6	0	
Q1	0.040	0.075		1.02	1.90
s	0.065	0.090	1	1.66	2.28

IOTES			
Refer to Rule	for Dimensioning	Avial	and

- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.

SYMBOL	IN	CHES	NOTE	MILLI	METERS		
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.		
Α	0.120	0.160		3.05	4.06		
A1	0.020	0.065		0.51	1.65		
В	0.014	0.020		0.356	0.508		
B1	0.050	0.065		1.27	1.65		
С	0.008	0.012		0.204	0.304		
D	0.745	0.770		18.93	19.55		
E	0.300	0.325		7.62	8.25		
E1	0.240	0.260		6.10	6.60		
e1	0.10	00 TP	2	2.54 TP			
eA.	0.30	00 TP	2, 3	7.62 TP			
L	0.125	0.150		3.18	3.81		
L <sub>2</sub>	0.000	0.030		0.000	0.76		
a	00	150	4	00	150		
N	1.	4	5		14		
N <sub>1</sub>		0	6	0			
Q1	0.050	0.085		1.27	2.15		
s	0.065	0.090		1.66	2.28		

### NOTES

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N1 is the quantity of allowable missing leads.



# **Linear Integrated Circuits**

CA3008A CA3015A CA3030A CA3016A CA3037A **CA3010A** CA3029A CA3038A

## **Operational Amplifiers**

Monolithic Silicon


6-VOLI ITPES	12-VOLI ITPES	PACKAGE
CA3008A	CA3016A	14-Lead Flat Pack
CA3010A	CA3015A	12-Lead TO-5 Style
CA3029A	CA3030A	14-Lead Plastic Dual In-Line (TO-116)
CA3037A	CA3038A	14-Lead Ceramic Dual In-Line (TO-116)

- These new types have all the desirable features and characteristics of their prototypes plus lower noise figures and improved input characteristics for offset voltage, offset current, bias current, and impedance.
- All types are electrically identical within their voltage groups

-----

- Designed for use in Telemetry, Data-Processing, Instrumentation, and Communication Equipment
- Built-in temperature stability from -55°C to +125°C for Flatpack, TO-5 style, and ceramic dual in-line packages; 0°C to +70°C for plastic dual in-line package
- Companion Application Notes ICAN-5290, "Integrated Circuit Operational Amplifiers"; ICAN-5213, "Application of the RCA-CA3015, CA3016 Integrated Circuit Operational Amplifiers"; and ICAN-5015, "Application of the RCA-CA3008, CA3010 Integrated Circuit Operational Amplifiers" cover Bode characteristics, phase compensation, frequency shaping, and amplifier design.

### HIGHLIGHTS







CA3008A, CA3016A



CA3010A, CA3015A



CA3029A, CA3030A


Ø 0v⋅



CA3037A, CA3038A

### **APPLICATIONS**

- pass Amplifier
  Operational Functions
- Feedback Amplifier
  DC and Video Amplifier
- Comparator
   Servo Driver
   Scaling Adder
   Balanced Modulator Drive



CA3010A DIC CA3015A

Fig.1

### ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, TA = 25°C

Voltage or current limits shown for each terminal can be applied under the indicated voltage or other circuit conditions for other terminals

All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

Ter CA3010A	minal CA3008A CA3029A	Voltage Li	or Current				Terr	ninal	Voltage	or Current				
CA3010A		LII	nite											
	1	Nega-	Posi-	Circ	uit Conditi	,	CA3015A	CA3016A CA3030A	Nega-	nits Posi-	Circ	uit Conditi	ons	
	CA3037A	tive	tive	Terr	ninal	Voltage	L	CA3038A	tive	tive	Tern	ninal	Voltage	
12	1	DO NO TER	NAL SOU	VOLTAG	E FROM A HIS TERMI	N EX- NAL	12	1	DO NO TER	T APPLY	Y VOLTAGE FROM AN EX- RCE TO THIS TERMINAL			
				CA3010A	CA3008A CA3029A CA3037A						CA3015A	CA3016A CA3030A CA3038A		
1	2	-8 V	0 V	4 10	6 13	-8 +6	1	2	-16 V	0 V	4 10	6 13	-16 +12	
2	3	-4 V	+1 V	1 3 4 10	2 4 6 13	0 0 -6 +6	2	3	-8 V	+1 V	1 3 4 10	2 4 6 13	0 0 -12 +12	
3	4	-4 V	+1 V	1 2 4 10	2 3 6 13	0 0 -6 +6	3	4	-8 V	+1 V	1 2 4 10	2 3 6 13	0 0 -12 +12	
-	5		NO (	CONNECT	ON		·	5		NO	CONNECT	ION		
4	6	-10 V	0 V	1 10	2 13	0 +6	4	6	-20 V	0 V	1 10	2 13	0 +12	
•	7		NO	CONNECT	ION			7	NO CONNECTION					
5	8				E FROM A		5	8				E FROM AI HIS TERMI		
6	9	DO NO TERI	T APPLY	VOLTAG	E FROM A	N EX- NAL	6	9	DO NOT APPLY VOLTAGE FROM AN EX- TERNAL SOURCE TO THIS TERMINAL				N EX- NAL	
7	10	0 V	+7 V	1 4 10	2 6 13	0 -6 +6	7	10	0 V	+14 V	1 4 10	2 6 13	0 -12 +12	
8	11	DO NO	T APPLY	VOLTAG	E FROM A	N EX- NAL	8	11				E FROM AI HIS TERMI		
9	12	30 r	n <b>A</b>	6 & 12 CA30	6 13 Between Te (CA3008A 29A, CA30 CA3010A)		9	12	30	mA	6 & 12 CA303	6 13 etween Tei (CA3016A, 50A, CA303 CA3015A)		
10	13	0 V	+10 V	1 4	2 6	0 -6	10	13	0 V	+20 V	1 4	2 6	0 -12	
11	14	0 V	+7 V	1 4 10	2 6 13	0 -6 +6	11	14	0 <b>V</b>	+14 V	1 4 10	2 6 13	0 -12 +12	
CAS	SE		1010A (Sul		Terminal N O NOT GRO		CA	CASE Internally connected to Terminal No.4, CA3015A (Substrate) DO NOT GROUND				lo.4, DUND		

 00	10500	00	0-	 		01/4- 11/	41/4 11	,
CA3037A	CA3038A	CA3030A			CA3030A	CA3038A	CA3029A	CA3037A
CA3016A	CA3015A	CA3029A			CA3016A	CA3015A	CA3008A	CA3010A
CA3008A	CA3010A	1						

PERATING TEMPERATURE RANGE . . . -55°C to +125°C 40°C to +80°C MAXIMUM SIGNAL VOLTAGE . . . -8 V to +1 V ORAGE TEMPERATURE RANGE . . . -65°C to +200°C -65°C to +150°C MAXIMUM DEVICE DISSIPATION 600 mW 300 mW

# ELECTRICAL CHARACTERISTICS at TA = 25°C

Characteristics	Special Test Conditions Terminal No.8 (CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A), Terminal No.5 (CA3010A, CA3015A) Not Connected Unless Otherwise Specified				CA3008A CA3010A CA3029A CA3037A				CA3016 CA3015 CA3030 CA3038	A A	Units	Typical Charac- teristic Curves
STATIC CHARACTERISTICS	L S:	Omess otherwis	Сорссииса	Fig.	I	(174.	mux.	1 141111.	1 1 J P.	mux.	L	1 16.
Input Offset Voltage	V <sub>IO</sub>	V <sub>CC</sub> = +6V, = +12V	VEE = -6V = -12V	4	-	0.9	2 -	-	1	2	mV	2
Input Offset Current	110	= +6V = +12V	= -6V = -12V	5	-	0.3	1.5	-	0.5	1.6	μ <b>Α</b>	2
Input Bias Current	IB	= +6V = +12V	= -6V = -12V	5	-	2.5	4	-	4.7	- 6	μA	3
Input Offset Voltage Sensitivity: Positive Negative	ΔV <sub>10</sub> /ΔV <sub>CC</sub>	= +6V = +12V = +6V	= -6V = -12V = -6V	4		0.10	1 - 1	-	0.096	- 0.5 -	mV/V	none
	10, 55	= +12V = +6 V	= -12V = -6 V		-	40	-	-	0.156	-		
Device Dissipation	PD	= +12V 5 shorted to 9	= -12V VCC = +6V VEE = -6V	4	-	102	-	-	175	-	mW	none
		8 shorted to 12	V <sub>CC</sub> = +12V, V <sub>EE</sub> = -12V		-	-	-	-	500	-		
DYNAMIC CHARACTERISTI	CS: All tests	at f = 1 kHz except										
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	V <sub>CC</sub> = +6V, = +12V	VEE = -6V = -12V	8	57 -	60	-	66	- 70	-	dB	6 & 7
Open-Loop Bandwidth at -3 dB Point	BW <sub>OL</sub>	= +6V = +12V	= -6V = -12V	8	200	300	-	200	- 320	-	kHz	6 & 7
Slew Rate	SR		= $-12V 1 k\Omega$	none	-	3	-	-	7	-	V/μs	none
Common-Mode Rejection Ratio	CMR	VCC = +6V, = +12V	= -12V	11	70	94	-	- 80	103	-	dB	12
Maximum Output-Voltage Swing	V <sub>0</sub> (P-P)	= +6V = +12V	= -6V = -12V	8	4	6.75	-	12	14	-	V <sub>P-P</sub>	9 & 10
Input Impedance	Z <sub>IN</sub>	= +6V = +12V	= -6V = -12V	14	15	20 -	-	- 7.5	10		kΩ	13
Output Impedance	Z <sub>OUT</sub>	= +6V = +12V	= -6,V = -12V	15	-	160 -	-	-	- 85	-	Ω	16
Common-Mode	V <sub>ICR</sub> :	= +6V	= -6V	11	+0.5 -4	-	-	-		-	v	none
Input-Voltage Range	1011	= +12V	= -12V		-	-	-	+0.65 -8	-	-		
NF $ \begin{vmatrix} V_{\text{CC}} = +3V & V_{\text{EE}} = -3V \\ = +6V & = -6V \\ = +9V & = -9V \\ = +12V & = -12V \end{vmatrix} R_{\text{S}} = 1$		18	- - - -	6.3 8.3 -	9 12 - -	-	6.3 8.3 10 11	9 12 14 16	dB	17		

Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A; Italic Numbers in Square Boxes are for CA3010A, CA3015A

### INPUT OFFSET VOLTAGE AND CURRENT





Fig.2

# INPUT OFFSET VOLTAGE, INPUT OFFSET VOLTAGE SENSITIVITY, AND DEVICE DISSIPATION TEST CIRCUIT



# INPUT OFFSET CURRENT AND INPUT BIAS CURRENT TEST CIRCUIT




Fig.5

### INPUT BIAS CURRENT




Fig.3

### Procedure:

### Input Offset Voltage

- 1. Adjust V<sub>E</sub> for a DC Output Voltage ( $V_{OUT}$ ) of 0 ± 0.1 volts.
- 2. Measure VE and record Input Offset Voltage in millivolts as VE/1000.

### Input Offset Voltage Sensitivity

- 1. Adjust VE for a DC Output Voltage (VOUT) of 0  $\pm$  0.1 volts.
- 2. Increase | VCC | by 1 volt and record output voltage (VOUT).
- 3. Decrease VCC by 1 volt and record output voltage (VOLT).
- Divide the difference between V<sub>QUT</sub> measured in steps 2 and 3 by the change in V<sub>CC</sub> in steps 2 and 3.

$$\frac{V_{OUT}}{V_{CC}} = \frac{V_{OUT} \text{ (Step 2) } - V_{OUT} \text{ (Step 3)}}{2 \text{ volts}}$$

5. Refer the reading to the input by dividing by Open Loop Voltage Gain (AOL).

$$V_{IO}/V_{CC} = \frac{V_{OUT}/V_{CC}}{A_{OL}}$$

- 6. Repeat procedures 1 through 5 for the Negative Supply (VEE).
- 7. Device Dissipation

IC = Direct Current into Terminal 13 or 10

IE = Direct Current out of Terminal 6 or 4

### Procedure:

Input Bias Current and Input Offset Current

- 1. Adjust VE for VOUT < 0.1 V DC.
- 2. Measure and record  $V_{\mbox{\scriptsize E}}$  and  $V_{\mbox{\scriptsize IN}_{\mbox{\scriptsize 4}}}$
- 3. Calculate the Input Bias Current using the following equation:


$$I_{14} = \frac{V_{1N_4}}{100 \text{ k}}$$

4. Calculate the Input Offset Current using the following equation:


$$I_{10} = VE/100 k\Omega$$

Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A; Italic Numbers in Square Boxes are for CA3010A, CA3015A


### OPEN LOOP VOLTAGE GAIN vs. FREQUENCY FOR CA3008A, CA3010A, CA3015A, CA3016A, CA3037A, CA3038A



### OPEN LOOP VOLTAGE GAIN vs. FREQUENCY FOR CA3029A AND CA3030A.



# OPEN-LOOP DIFFERENTIAL VOLTAGE GAIN, MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE, AND OPEN-LOOP BANDWIDTH AT -3 POINT TEST CIRCUIT



### Procedure:

- 1. Adjust VE for VOUT = ±0.1 V DC.
- 2. Measure Open-Loop Differential Voltage Gain  $(A_{OL})$  at f = 1 kHz


$$A_{OL} = 20 \text{ Log}_{10} \frac{V_{OUT}}{V_{IN}}$$


- 3. Measure Maximum Peak-to-Peak Output Voltage at f = 1 kHz
- 4. Measure Open-Loop Bandwidth at -3 dB Point

Reference Level = A<sub>OL</sub> at 1 kHz

Fig.8


# MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE FOR CA3008A, CA3010A, CA3015A, CA3016A, CA3037A, CA3038A






Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A; Italic Numbers in Square Boxes are for CA3010A, CA3015A

### MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE FOR CA3029A AND CA3030A



### COMMON-MODE REJECTION RATIO AND COMMON-MODE INPUT-VOLTAGE-RANGE TEST CIRCUIT



### Procedures:

### Common-Mode Rejection Ratio:

- 1. Set  $V_{BIAS} = 0$ . Adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1 V$ .
- 2. Apply 1-kHz sinusodial input signal and adjust for  $V_S$  = 0.3 V (RMS).
- 3. Measure and record the RMS value of  $V_{OUT}$ . An oscilloscope is used for this measurement so that the output signal may be visually separated.from noise output.
- 4. Calculate Common-Mode Voltage Gain:

5. Calculate Common-Mode Rejection Ratio:


CMR in dB = ADIFF in dB - ACM in dB.

### Common-Mode Input-Voltage Range:

1. Calculate and record CMR for various positive and negative values of  $V_{BIAS}$  within the maximum limits shown on Page 2. The Common-Mode Input-Voltage Range limits are those values of  $V_{BIAS}$  at which CMR is 6 dB less than that calculated in Step 5 of the procedure given above.




### COMMON-MODE REJECTION RATIO vs. FREQUENCY





Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A; Italic Numbers in Square Boxes are for CA3010A, CA3015A

### SINGLE-ENDED INPUT IMPEDANCE VS. TEMPERATURE



### SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT







92CS~14850

AMBIENT TEMPERATURE (TA) -- °C

### NOISE FIGURE vs. FREQUENCY




### NOISE FIGURE TEST CIRCUIT



### DIMENSIONAL OUTLINES

CA3010A, CA3015A TO-5 Style 12-Lead Package




92CS-19774

SYMBOL	INC	HES	NOTE	MILLIN	ETERS	
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.	
а	0.:	230	2	5.84 TP		
A <sub>1</sub>	0	0		0	0	
A <sub>2</sub>	0.165	0.185		4.19	4.70	
ΦВ	0.016	0.019	3	0.407	0.482	
φ <b>B</b> 1	0	0		0	0	
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533	
φD	0.335	0.370		8.51	9.39	
φD1	0.305	0.335		7.75	8.50	
Fı	0.020	0.040		0.51	1.01	
i	0.028	0.034		0.712	0.863	
k	0.029	0.045	4	0.74	1.14	
L <sub>1</sub>	0.000	0.050	3	0.00	1.27	
L2	0.250	0.500	3	6.4	12.7	
L3	0.500	0.562	3	12.7	14.27	
α	30°	TP		30° TP		
N	1	2	6	12		
N <sub>1</sub>			5	1		

### NOTES

- 1. Refer to Rules for Dimensioning Axial Lead Product Out-
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N1 is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

### CA3008A, CA3016A



	INE	HES		MILLIMETERS			
SYMBOL	MIN	MAX	NOTE	MIN	MAX		
A	.008	.100		.21	2.54		
В	.015	.019	1	.381	.482		
С	.003	.006	1	.077	.152		
	.050	TP	2	1.27 TP			
E	.200	.300		5.1	7.6		
н	.600	1.000	1 1	15.3	25.4		
L	.150	.350		3.9	8.8		
N	1	4	3		14		
Q	.005	.050		.13	1.27		
s	.000	.050		.00	1.27		
Z	.3	00	4	7.62			
Ζı	.4	00	4	10.16			

### NOTES:


- 1. Refer to Rules for Dimensioning Peripheral Lead Outlines.
- 2. Leads within .005" (.12 mm) radius of True Position (TP) at maximum material condition
- 3. N is the maximum quantity of lead positions
- 4. Z and Z1 determine a zone within which all body and lead irregularities lie.


### DIMENSIONAL OUTLINES

CA3029A, CA3030A 14-Lead Dual In-Line Plastic Package

BASE PLANE SEATING PLANE GAUGE PLANE

CA3037A, CA3038A 14-Lead Dual-In-Line Ceramic Package





BOTTOM VIEW E1 E O	9255-4411RI
Ç	92SS-4411R1

SYMBOL	INC	HES	NOTE	MILLIN	IETERS	
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155 0.2			3.94	5.08	
A1	0.020	0.050		0.51	1.27	
В	0.014	0.020		0.356	0.508	
B1	0.050	0.065		1.27	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.770		18.93	19.55	
E	0.300	0.325		7.62	8.25	
E1	0.240	0.260		6.10	6.60	
e1	0.1	DO TP	2	2.54 TP		
e <sub>A</sub>	0.3	DO TP	2, 3	7.62 TP		
L	0.125	0.150		3.18	3.81	
L2	0.000	0.030		0.000	0.76	
a	00	150	4	00	150	
N	1	4	5		4	
N <sub>1</sub>	l	0	6		0	
Q1	0.040	0.075		1.02	1.90	
s	0.065	0.090		1.66	2.28	

### NOTES

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- 2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.

SYMBOL	IN	CHES	NOTE	MILLI	METERS	
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.120	0.160		3.05	4.06	
A <sub>1</sub>	0.020	0.065		0.51	1.65	
В	0.014	0.020		0.356	0.508	
B1	0.050	0.065		1.27	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.770		18.93	19.55	
E	0.300	0.325		7.62	8.25	
E <sub>1</sub>	0.240	0.260		6.10	6.60	
81	0.10	00 TP	2	2.54 TP		
ед	0.30	00 TP	2, 3	7.62 TP		
L	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0.000	0.030		0.000	0.76	
a	00	150	4	00	150	
N	1	4	5	1	4	
N <sub>1</sub>		0	6	0		
Q <sub>1</sub>	0.050	0.085		1.27	2.15	
s	0.065	0.090		1.66	2.28	

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- 2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3. eg applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N<sub>1</sub> is the quantity of allowable missing leads.



# **Linear Integrated Circuits**

CA3015A/1 CA3015A/3 CA3015A/2 CA3015A/4

# **High Reliability Types**

for Aerospace, Military and other Critical Applications

RCA-CA3015A/1, CA3015A/2, CA3015A/3, CA3015A/4 are high-reliability integrated circuits especially designed for critical applications in aerospace, military and industrial equipment.

These types are electrically and mechanically interchangeable with the RCA-CA3015A but are specially processed and tested to meet the Aerospace and Military electrical, environmental, and physical test methods and procedures established for microelectronis devices in MIL-STD-883.

The curves of Typical Static and Dynamic Characteristics shown in the technical data bulletin(File No.310) for the CA3015A also apply for these high reliability versions

The number following the slash (/) mark in each type designation, e.g., CA3015A/1 indicates the Screening levels employed by RCA to achieve the quality and reliability commensurate with the intended application. A description of these levels (1, 2, 3, and 4) is given on page 3.




Fig. 1 - Schematic Diagram

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as  $\pm 30\%$ .

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

# High Reliability Operational Amplifiers 12-Lead T0-5

- Examinations and tests performed in accordance with MIL-STD-883, "Test Methods & Procedures for Microelectronics."
- Total Lot Screening (100% testing) "Group A" (electrical) and "Group B" (environmental) sampling test program.
- Internal visual (Precap) inspection performed on all 4 screening levels in accordance with Condition "A", Method 2010 of MIL-STD-883.
- Choice of 4 distinct screening levels.

### **ELECTRICAL FEATURES**

Open-Loop Voltage Gain	
• Input Impedance	10 kΩ typ.
• Input Offset Voltage	1 mV typ.
• Input Offset Current	0.5 μ A typ.
• Input Bias Current	4.7 μ A typ.
• Static Power Drain at ± 12 V	175 mW typ.

### DIMENSIONAL OUTLINE CA3015A/1, CA3015A/2, CA3015A/3, CA3015A/4

### Maximum Ratings, Absolute-Maximum Values:

Operating-Temperature Range . . . . . . . . -55°C to +125°C Storage-Temperature Range. . . . . . . . . -65°C to +150°C Maximum Input-Signal Voltage . . . . . . . . . . . -8 V. +1 V Maximum Device Dissipation:\* At Ambient

Above  $70^{\circ}\text{C} \dots \dots$  Derate at  $6.7 \text{ mW/}^{\circ}\text{C}$ Temperatures At Case Up to 125°C..... 830 mW Temperatures

TO-5 STYLE (4.57) 335 (8.50) DIA

.034 (.863)

(12.70) MIN. 12 LEADS 019 (482) DIA

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

# Maximum Voltage Ratings at T<sub>A</sub> = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 12 with respect to terminal 10 is 0 to -15 volts.

### Maximum Current Ratings

-.245 (6.22) -.215 (5.47)

.045 (1.14) .024 (.61)

9205-12947RI

•												_	_	Curre	nt Kat	ıngs
TERM- INAL No.	12	1	2	3	4*	5	6	7	8	9	10	11		TERM- INAL No.	I MA	I <sub>OUT</sub>
12		*	+15 -1	*	*	*	+5 -5	*	*	*	0 -15	+1 -15		12	1	1
1			*	*	+20 -5	*	*	*	*	*	*	*		1	-	-
2				+5 -5	+18 -5 Note 2	*	*	*	*	*	*	*		2	1	0.1
3		-			+18 -5 Note 2	*	+1 -15	*	*	*	*	*		3	1	0.1
4▲						0 -30 Note 3	*	*	-30	0 -30	0 -32	*		4▲	-	-
5							*	*	*	*	-30	*		5	-	-
6								+1 -15	*	*	0 -20	*		6	1	1
7									+20 -5	*	0 -20	*		7	3	3
8										+1 -5	0 -30	*		8	3	3
9											0 -32	*		9	30	30
10												+20 0		10	_	-
11														11	3	3

CA3015A Case is internally connected to the substrate (Terminal Lead #4), DO NOT GROUND.

<sup>\*</sup> Based on package capabilities

Note 1: For normal circuit operation, external voltages should not be applied to terminals 5,6,8, and 12.

Note 2: This rating applies only to the more positive terminal of terminals 2 or 3.


Note 3: Carefully observe maximum dissipation ratings.

<sup>\*</sup> Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

### RCA Integrated Circuit Screening Levels

RCA Lével	MIL-STD-883 Equivalent	Application	Description
/1 ,/2	Class A	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is Imperative
3	Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
4	Class C (Class B without Burn-In)	Military & Industrial For example, on Ground Based Electronics	For devices intended for use where replacement can readily be accomplished

RCA Screening Level 1 is equivalent to MIL-STD-883 Class A except that Reverse Bias Burn-In is performed only in Group B. RCA Screening Level 2 is the same as Level 1 but Radiographic Inspection is not required.



### Lot Acceptance Data

	LEVELS	INCLUDED WITH ORDER	ON REQUEST
Conditioning Screens (100% Testing, see Table I)			
a) Attributes Data on Burn-In	1, 2, 3	,	-
b) Attributes Data on Radiographic Inspection	1		-
c) Variables Data on Burn-In	1, 2	-	
Group A (Lot Sampling, see Table II			
a) Attributes Data	1, 2, 3, 4		-
b) Variables Data	1, 2, 3, 4	-	
Group B (Lot Sampling, see Table III			
a) Attributes Data (From a member of the family)	1, 2, 3, 4		-
b) Variables Data		-	

Note 1: If several shipments are made from a specific production lot, data will be supplied for only the first shipment.

Note 2: For life (Subgroups 7, 8, 9, Table III)-Based on established data for devices having similar electrical characteristics.

Note 3: For M and E (Subgroups 1, 2, 3, 4, 5, 6, 10, Table III)—Based on established data for devices having a specific package configuration, e.g. TO-5, Dual-im-Line Ceramic, Flat Packs

Table I. Description of Total Lot Screening X = 100% Testing S = Sample Test Only (LTPD = 5%)

TECT	CONDITIONS	MIL	-STD-883	sc	REENIN	IG LEVE	LS
TEST	CONDITIONS	METHOD	CONDITIONS	/1	/2	/3	/4
1. Precap Visual	_	2010	Α	Х	Х	Χ	Х
2. Preseal Bake	2 hrs. min. at 150°C min.			Х	Х	Х	X
3. Seal and Lot Identification	-	_	-	Х	X	Х	Х
4. Total Lot Screening	~	_	_	_	-	-	-
5. Stabilization Bake	48 hrs. at 150°C min.	1008	С	Х	Х	Х	X
6. Thermal Shock	15 cycles	1011	С	Х	Х	X	X
7. Temperature Cycling	10 cycles	1010	С	Х	Х	X	X
8. Mechanical Shock	5 pulses, y <sub>1</sub> direction	2002	В	Х	X	Х	Х
9. Centrifuge	y <sub>2</sub> , y <sub>1</sub> direction	2001	E	Х	X	Х	X
	y <sub>1</sub> direction only	2001	E	Х	Х	Х	Х
10. Fine Leak	-	1014	A	Х	Х	X	X
11. Gross Leak	-	1014	С	X	Х	Х	X
12. Serialize	-	-	-	Х	Х	-	-
13. Pre Burn-In Electrical	See Table 1A	-	_	Х	Х	Х	-
14. Burn-In	See Fig.2	1015	E	Х	Х	Х	-
15. Post Burn-In Electrical	Delta Requirements (See Table IA)	-	-	Х	х	-	-
16. Final Electrical	See Table IB	-	_	Х	Х	Х	Х
17. 25°C	See Table IB	-	-	х	Х	Х	Х
1855 and +125°C	See Table IB	-	_	Х	X	Х	Х
19. Radiographic Inspection	1 View	2012	_	Х	_	_	-
20. External Visual	-	2009	-	Х	Х	Х	X

Table IA. Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits\*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	TEST CIRCUIT					
				Min.	Max.	Max. Δ	UNITS	
Input Offset Voltage	V <sub>10</sub>		4	-	2	± 1	mV	
Input Offset Current	110		5	_	1.6	± 1	μA	
Input Bias Current	_		5	-	6	± 1	μA	
Device Dissipation	Рт		4	110	240	± 25		
Device Dissipation	٦٦	5 shorted to 9	4	320	600	± 50	m₩	

<sup>\*</sup> Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits. Level /3 requires pre burn-in electrical test only.

Table IB. Final Electrical Tests

		TEST COMPLETIONS	TEST	LIM	ITS FO	R INDI	CATE	D TEM	P. (°C)	
CHARACTERISTICS	SYMBOL	TEST CONDITIONS VCC = +12V, VEF = -12 V	CIRCUIT	Minimum			Maximum			UNITS
		TCC TIETY TEE TE	Fig.	-55	+25	+125	-55	+25	+125	
STATIC										
Input Offset Voltage	v <sub>10</sub>	-	4	-	-	-	3	2	3	mV
Input Offset Current	110	-	5	-	-	-	3	1.6	2	μA
Input Bias Current	l <sub>L</sub>	-	5	-	-	-	14	6	8	μA
Device Dissipation	<u> </u>		4	115	110	95	280	240	235	mW
Device Dissipation	PT	5 shorted to 9	4	330	320	_	700	600	-	mW
DYNAMIC										
Open-Loop Differential Voltage Gain	AOL	f = 1 kHz	6	-	66	-	-	-	-	dB

Table II. Group A Electrical Sampling Inspection	Table II	l. Group	A Electrical	Samplina	Inspection
--	----------	----------	--------------	----------	------------

Screening Level		1 and	2		3 and	4	Characteristics	Symbol	Test Conditions V <sub>CC</sub> = +12 V,	Cir-	$\vdash$	its for Minim		_	Temp.		Units														
Temperature (°C)	-55	+ 25	+ 125	-55	+25	+125		Symbol	V <sub>EE</sub> = -12 V	cuit Fig.	-55		+125	_	_																
(*6)		L		Щ		_	STATIC	STATIC							$\vdash$																
	T t	T	ΙŦ	T	1	П	Input Offset Voltage	V <sub>IO</sub>	_	4	-	_	_	3	2	3	mV														
	Ш						Input Offset Current	10	-	5	-	-	_	3	1.6	2	μА														
LOT	Ш	П		Ш	11111	Input Bias Current	-	-	5	_	_	_	14	6	8	μА															
TOLERANCE PERCENT DEFECTIVES	10%	5%	10%	15%		15%		△v <sub>10</sub>																							
(LTPD)							Positive	△v <sub>cc</sub>	-	4	-	-	-	-	0.5	-	mV/V														
		Negative	△V <sub>IO</sub>	-	4	-	-	-	-	0.5	-	mV/V																			
	П	Н					Device Dissipation	P <sub>T</sub>	_	4	115	110	95	280	240	235	mW														
	l ŧ	H	L	ļ	+	L.			5 shorted to 9	4	330	320	_	700	600	-	mW														
DYNAMIC All tests are at 1 kHz except BW <sub>OL</sub>																															
							1		Open-Loop Differential Voltage Gain	A <sub>OL</sub>	-	6	-	66	-	-	-	-	dB												
																							Open-Loop Bandwidth at -3 dB Point	BW <sub>OL</sub>	-	6	-	200	-	-	-
							Common-Mode Rejection Ratio	CMR	-	7	-	80	-	-	-	-	dB														
LOT							Maximum Output- Voltage Swing	V <sub>0</sub> (P-P)	-	6	-	12	-	-	-	-	V <sub>P-P</sub>														
TOLERANCE		П					Input Impedance	Z <sub>IN</sub>	-	8	-	7.5	-	-	1	-	kΩ														
PERCENT DEFECTIVES		5%			5%		Output Impedance	Z <sub>OUT</sub>	-	10	-	-	-	-	120	-	Ω														
(LTPD)							Common-Mode Input- Voltage Range	V <sub>CMR</sub>	-	7	-	+0.35 to -8	-	-	-	-	٧														
									V <sub>CC</sub> V <sub>EE</sub>		_		_	_	9	_															
									+6V -6 <sub>V</sub>		-	-	_	-	12	-	1 1														
							Noise Figure	NF	+9v -9v	9	-	-	-	-	14	-	dB														
							-		+12v -12v	1	-	-	-	-	16	-	1														
											R <sub>S</sub> = 1 kΩ																				




Fig.3-Steady State Reverse Bias Life Test Circuit

Fig.2-Burn-In and Operating Life Test Circuit (One Stage of Ring Oscillator)

Table III. Group B Environmental Sampling Inspection

SUB-	TEST		MIL-STD-883	LOT TOL % DEFE	ERANCE CTIVES
GROUP	1 2 3 1	REFERENCE	CONDITIONS	LEVELS /1,/2	LEVELS /3,/4
1.	Visual and Mechanical and Marking Permanency	2008	Test Cond. B 10X mag.	10	15
	Physical Dimensions	2008	Test Cond. A per applicable data sheet		
2.	Solderability	2003		10	15
3.	Thermal Shock Temperature Cycling Moisture Resistance Critical State Parameters—	1011 1010 1004	Test Cond. C Test Cond. C Omit applied voltage and Initial Conditioning		
4.	See Table IIIA.  Mechanical Shock Vibration Fatigue Vib. Var. Freq. Constant Acceleration Critical Post Tests— same as Subgroup 3	2002 2005 2007 2001	Test Cond. B, 0.5 ms. Test Cond. A Test Cond. A Test Cond. E	10	15
5.	Lead Fatigue Fine Leak Gross Leak	2004 1014 1014	Test Cond. B2, any 5 leads Test Cond. A Test Cond. C	10	15
6.	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15
7.	High Temp. Storage Critical Post Tests — same as Sub.3 except criticize ∆'s	1008	Test Cond. C, 1000 hrs.	7	15
8.	Operating Life Critical Post Tests—same as Sub.3 except criticize △'s	1005	T <sub>A</sub> = 125 <sup>0</sup> C, 1000 hrs Test Circuit — see Fig.2 Cond. E	7	10
9.	Steady State Reverse Bias Critical Post Tests−same as Sub.3 except criticize △'s	1015	Test Cond. A, 72 hrs At T <sub>A</sub> = 150°C - see Fig.3	7	10
10.	Bond Strength	2011	Test Cond. D	10 devices $ eq 1%$ def.	10 devices <u>∠</u> 1% def.

Table IIIA. Group B Electrical Characteristics Sampling Tests

CHARACTERISTIC	SYMBOL	SPECIAL TEST CONDITIONS	TEST CIRCUIT		POINT AITS	MAX. Δ LIMITS AT LIFE	UNITS
				MIN.	MAX.	TERMINATION	
Input Offset Voltage	v <sub>10</sub>	-	4	-	2	± 1	mV
Input Offset Current	110	-	5	-	1.6	± 1	μA
Input Bias Current	Ιį	-	5	-	6	± 1	μA
Input Offset Voltage Sensitivity: Positive	△v <sub>IO</sub> /△v <sub>CC</sub>	_	4	_	0.5	-	mV/V
Negative	$\Delta V_{10}/\Delta V_{EE}$		4	-	0.5	-	mV/V
		-	4	110	240	± 25	mW
Device Dissipation	PT	Terminal 5 shorted to 9	4	320	600	± 50	mW
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	f = 1 kHz	6	66	-	± 2	dB
Common-Mode Rejection Ratio	CMR	f = 1 kHz	7	80	-	± 2	dΒ




Fig. 4- Input Offset Voltage, Input Offset Voltage Sensitivity, and Device Dissipation Test Circuit

### Procedure:

Input Offset Voltage:

- 1. Adjust VE for a DC Output Voltage ( $V_{OUT}$ ) of 0 ± 0.1 volts.
- 2. Measure  $V_{\mbox{\footnotesize E}}$  and record Input Offset Voltage in millivolts as  $V_{\mbox{\footnotesize E}}/1000.$

Input Offset Voltage Sensitivity:

- 1. Adjust VE for a DC Output Voltage (VOLT) of 0 ± 0.1 volts.
- 2. Increase VCC by 1 volt and record output voltage (VOUT).
- 3. Decrease | VCC | by 1 volt and record output voltage (VOUT).
- 4. Divide the difference between  $\rm V_{OUT}$  measured in steps 2 and 3 by the change in  $\rm V_{CC}$  in steps 2 and 3.

$$\frac{V_{OUT}}{V_{CC}} = \frac{V_{OUT} \text{ (Step 2) } - V_{OUT} \text{ (Step 3)}}{2 \text{ volts}}$$


5. Refer the reading to the input by dividing by Open Loop Voltage Gain  $(A_{\mbox{\scriptsize OL}})$  .

$$V_{10}/V_{CC} = \frac{V_{0UT}/V_{CC}}{A_{0U}}$$

Repeat procedures 1 through 5 for the Negative Supply (V<sub>EE</sub>).
 Device Dissipation:

IC = Direct Current into Terminal 10

IF = Direct Current out of Terminal 4



### Procedure:

Input Bias Current and Input Offset Current


- 1. Adjust VE for  $|V_{OUT}| < 0.1 \text{ V DC}$ .
- 2. Measure and record VE and VIN3
- 3. Calculate the Input Bias Current using the following equation:

$$I_{IN3} = \frac{V_{IN_3}}{100 \text{ k}\Omega}$$

4. Calculate the Input Offset Current using the following equation:

$$I_{10} = V_E/100 \text{ k}\Omega$$

Fig. 5 - Input Offset Current and Input Bias Current Test Circuit



### Procedure:

- 1. Adjust VE for VOUT = ±0.1 V DC.
- 2. Measure Open-Loop Differential Voltage Gain  $(A_{OL})$  at f = 1 kHz

$$A_{OL} = 20 \text{ Log}_{10} \frac{V_{OUT}}{V_{IN}}$$

- 3. Measure Maximum Peak-to-Peak Output Voltage at f = 1 kHz
- 4. Measure Open-Loop Bandwidth at -3 dB Point

Reference Level = A<sub>OL</sub> at 1 kHz

Fig.6-Open-Loop Differential Voltage Gain, Maximum Peak-to-Peak Output Voltage, and Open-Loop Bandwidth at-3 Point Test Circuit




Fig.7 - Common-Mode Rejection Ratio and Common-Mode Input-Voltage-Range Test Circuit

0.14

### Procedures:

### Common-Mode Rejection Ratio:

- 1. Set  $V_{BIAS} = 0$ . Adjust  $V_{E}$  for  $V_{OUT}(DC) = 0 \pm 0.1 V$ .
- 2. Apply 1-kHz sinusodial input signal and adjust for  $V_S = 0.3 \ V$  (RMS).
- 3. Measure and record the RMS value of  $V_{OUT}$ . An oscilloscope is used for this measurement so that the output signal may be visually separated.from noise output.
- 4. Calculate Common-Mode Voltage Gain:

5. Calculate Common-Mode Rejection Ratio:

CMR in dB = ADIFF in dB - ACM in dB.

### Common-Mode Input-Voltage Range:

- Calculate and record CMR for various positive and negative values
  of VBIAS within the maximum limits shown on Page 2.\* The Common-Mode Input-Voltage Range limits are those values of VBIAS
  at which R is 6 dB less than that calculated in Step 5 of the
  procedure given above.
  - \* +18V to -5V





Fig.8 - Single-Ended Input Impedance Test Circuit

, ≷ικυ

51Ω



OC VOLTMETER (RCA WY-38A OF OR EQUIVALENT)

92CM-15433

(3)

ικΩ

5.ΙΚΩ

ICUT

51Ω

1. With S2 in position (c), adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1$  volt.

50...F

(D)

0

- 2. With  $S_1$  in position (a), and  $S_2$  in position (d), record  $V_{OUT_1}(rms)$ .
- 3. With Switch S1 in position (b) and S2 in position (d) adjust RL until

Fig. 10 - Output Impedance Test Circuit

I-kHz SIGNAI

$$V_{OUT_2}(rms) = \frac{V_{OUT_1}(rms)}{2}$$
. Record value of R<sub>L</sub> as Z<sub>OUT</sub>.


# **IC Chips and Beam-Lead Types**



# **Linear Integrated Circuits**

Monolithic Silicon

Chips



# **Linear Integrated Circuit Chips**

	_		
CA3000H	CA3026H	CA3059H	CA3085H
CA3001H	CA3028AH	CA3060H	CA3091H
CA3002H	CA3033H	CA3075H	CA3093H
CA3005H	CA3035H	CA3076H	CA3118H
CA3012H	CA3039H	CA3078H	CA3146H
CA3015H	CA3043H	CA3080H	CA3183H
CA3018H	CA3045H	CA3081H	CA3541H
CA3019H	CA3048H	CA3082H	CA3741CH
CA3020H	CA3049H	CA3083H	CA3747CH
CA3023H	CA3054H	CA3084H	CA3748CH

RCA Linear integrated circuits are provided in chip form to allow customer design of special and complex circuits to suit individual needs. Linear chips are electrically identical and offer the features of their counterparts sealed in ceramic and plastic packages. This data bulletin provides mounting considerations, packaging, shipping and storage criteria, visual inspection criteria, testing criteria, and bonding pad layout and dimensions for each chip. For maximum ratings, electrical characteristics, schematics, features, and other pertinent data refer to the Technical Data Bulletins listed on page 2.

### **Mounting Considerations**

All Linear chips are non-gold backed and require the use of epoxy mounting. DuPont No. 5504A conductive silver paste or other pastes (either conductive or non-conductive) having equivalent strength, curing requirements etc., are recommended. In any case the manufacturer's recommendations for storage and use should be followed. If DuPont No. 5504A paste is used, the bond should be cured at temperatures between 185° and 200°C for 75 minutes.

### Packing, Shipping, and Storage Criteria

Solid state chips, unlike packaged devices, are non-hermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

- Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
  - A. Storage temperature, 40°C max.
  - B. Relative humidity, 50% max.
  - C. Clean, dust-free environment.

- The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
- During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
- 4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

These unmounted and unencapsulated chips are tested electrically and visually inspected to meet RCA's specifications when they are shipped by RCA. Written notification of non-conformance to such specifications must be made to RCA within 90 days of the date of the shipment by RCA. After shipment from RCA, RCA assumes no responsibility for chips that have been subjected to further processing, such as, but not limited to, lead bonding or chip mounting operations. RCA reserves the right to change the chip design and processing without notification.

### Visual Inspection Criteria

All Linear chip visual inspection procedures are followed in strict accordance with the requirements specified in MIL-STD-883, method 2010.1, condition B.

### **Testing Criteria**

Linear chips are DC electrically tested 100% in accordance with the same standards prescribed for RCA devices in standard packages.

Commer- cial No.	Former 95000- Series No.	Title	For Data See File No.
CA3000H	95026	DC Amplifier	121
CA3001H	95027	Video and Wide-Band Amplifier	122
CA3002H	95148	IF Amplifier	123
CA3005H	95013	RF Amplifier	125
CA3012H	-	FM IF Amplifier	128
CA3015H 95028		Operational Amplifier	316
CA3018H 95014		Two Individual Transistors and a Darlington-Connected Transistor Pair	338
CA3019H –		Diode "Quad" & 2 Diodes	236
CA3020H 95033		Multi-purpose Wide-Band Power Amplifiers	339
CA3023H 95030		Low-Power Video and Wide-Band Amplifier	243
CA3026H 95022		Dual Independent Diff, Ampl.	388
CA3028AH	95029	Differential/Cascode Amplifier	382
CA3033H	-	High-Current Operational Amplifier	360
CA3035H	95138	3 – Amplifier Array	274
CA3039H	-	6 Matched Diodes	343
CA3043H 95032		FM IF Amplifier/Limiter/FM Detector/AF Preamplifier/Driver	331
CA3045H	95015	Three Individual Transistors and One Differentially-Connected Transistor Pair	341
CA3048H	95149	4 – Amplifier Array	377
СА3049Н	95049	Dual Independent Differential RF/IF Amplifier	378
CA3054H	95064	Dual Independent Differential Amplifier	388
CA3059H	95128	Zero-Voltage Switch	490
CA3060H	95142	Triple Operational Transconduc- tance Amplifier Array	537
CA3075H	95141	FM IF Amplifier-Limiter/ Detector/Audio Preamplifier	429
CA3076H	-	High-Gain Wide Band IF Amplifier/ Limiter	430
CA3078H	95151	Micropower Operational Amplifier	535
CA3080H	-	Operational Transconductance Amplifier	475


Commer- 95000- cial No. Series No.		Title	For Data See File No.
CA3081H	-	General-Purpose High-Current N-P-N Transistor Array (Common Emitter)	480
CA3082H	-	General-Purpose High-Current N-P-N Transistor Array (Common Collector)	480
СА3083Н	-	General-Purpose High-Current N-P-N Transistor Array	481
CA3084H –		General-Purpose P-N-P Transistor Array	482
CA3085H	-	Voltage Regulator	491
CA3091H	-	Four-Quadrant Multiplier	534
CA3093H	_	Transistor-Zener/Diode Array	533
CA3118H (Note 1)	_	High-Voltage Transistor Array	532
CA3146H (Note 2)	_	High-Voltage Transistor Array	532
CA3183H (Note 3)	_	High-Voltage Transistor Array	532
CA3541H	-	Dual-Input Memory Sense Amplifier	536
		Operational Amplifier with Internal Phase Compensation	531
CA3747CH	_	Operational Amplifier	531
CA3748CH	-	Operational Amplifier	531

### Notes:

- 1. The CA3118H is the high-voltage counterpart of the CA3018H.
- 2. The CA3146H is the high-voltage counterpart of the CA3045H.
- 3. The CA3183H is the high-voltage counterpart of the CA3083H.

NOTE: THE MAXIMUM PERMISSIBLE JUNCTION TEMPERATURE FOR THESE CHIPS IS  $150^{\rm O}{\rm C}$ .

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




Grid Gra	aduations	Are I	In Mils	$(10^{-3})$	Inch)
----------	-----------	-------	---------	-------------	-------

TYPE		A*		B*		С		D	CHIP THICKNESS	
1112	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3000H	47–55	1.194-1.397	47-55	1.194-1.397	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5–9	0.127-0.228
CA3001H	47–55	1.194-1.397	47–55	1.194-1.397		1			1	
CA3002H	l 47–55	1.194-1.397	47-55	1.194-1.397						
CA3005H	l 47–55	1.194-1.397	47-55	1.194-1.397				1 1	1	
CA3012	H 42-50	1.042-1.270	42–50	1.042-1.270	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228
CA3015	58–66	1.474-1.676	62-70	1.575-1.778						

<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

CA3026H



Grid Graduations	Ara I	n Mile	110-3	Inch


TYPE		A*	В*			С		D	CHIP THICKNESS		
ITE	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	
CA3018H	37-45	0.940-1.143	37-45	0.940-1.143	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228	
CA3019H	37-45	0.940-1.143	37-45	0.940-1.143							
CA3020H	52-60	1.321-1.524	57-65	1.448-1.651							
CA3023H	47-55	1.194-1.397	52-60	1.321-1.524							
CA3026H	37-45	0.940-1.143	37-45	0.940-1.143							
CA3028AH	25-33	0.635-0.838	25-33	0.635-0.838	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5–9	0.127-0.228	

<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

**CA3028AH** 

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




					•	
Grid C	Graduation	Ara	ln.	Mile	110-3	Inch


				Gila Giadaatioi		1 141113 1 10 1110				
	A* B*				С		D	CHIP THICKNESS		
TYPE	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3033H	53-61	1.347-1.549	57-65	1.4481.651	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228
CA3035H	52-60	1.321-1.524	52-60	1.321-1.524						
CA3039A	37-45	0.940-1.143	37-45	0.940-1.143						
CA3043H	49-57	1.245-1.447	48-56	1.220-1.422						
CA3045H	37-45	0.940-1.143	37-45	0.940-1.143						
CA3048H	64-72	1.626-1.828	68-76	1.727-1.930	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228


<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the


cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.










Grid	Graduations	Are	In	Mils	$(10^{-3})$	Inch)


TYPE		A*	B*			С		D	CHIP THICKNESS	
1112	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3049H	29-37	0.737-0.939	29-37	0.737-0.939	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228
CA3054H	37-45	0.940-1.143	37-45	0.940-1.143						
CA3059H	52-60	1.321-1.524	59-67	1.499-1.701						
CA3060H	62-70	1.575-1.778	70-78	1.778-1.981	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228


<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the


cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.









Grid Graduations Are In Mils (10-3 Inch)

TYPE		A*		B*		С		D	CHIP	CHIP THICKNESS	
TYPE	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	
CA3075H	55-63	1.397-1.600	56-64.	1.423-1.625	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228	
CA3076H	48-56	1.220-1.422	49-57	1.245-1.447							
CA3078H	47-55	1.194-1.397	50-58	1.270-1.473							
CA3080H	27-35	0.686 - 0.889	32-40	0.813-1.016	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228	


<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the


cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.


CA3078H


CA3083H

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.









Grid Graduations Are In Mils (10-3 Inch)

TYPE		A*		B*		С		D	CHIP	THICKNESS	
1175	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	
CA3081H	44-52	1.118-1.320	44-52	1.118-1.320	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228	
CA3082H	44-52	1.118-1.320	44-52	1.1181.320		1					
CA3083H	44-52	1.118-1.320	44-52	1.118-1.320							
CA3084H	51–59	1.295-1.498	54-62	1.372-1.574	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228	


<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the


cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.


CA3085H


CA3093H

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.









Grid Graduations Are In Mils (10<sup>-3</sup> Inch)


_	Grid Graduations Are in Wills (10 - Inch)												
TYPE			A*		B*		С		D	CHIP	CHIP THICKNESS		
		Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters		
Γ	CA3085H	45-57	1.245-1.447	51-59	1.296-1.498	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228		
1	CA3091H	54-62	1.372-1.574	58-66	1.474-1.676	1	1						
١	CA3093H	4452	1.118-1.320	44-52	1.118-1.320								
1	CA3118H	37-45	0.940-1.143	37-45	0.940-1.143	4–10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228		

<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the


cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

CA3541H

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.





CA3146H High-voltage counterpart of CA3045H



High-voltage counterpart of CA3083H

CA3183H






Grid Graduations Are In Mils (10-3 Inch)


			and diaddutions Are in this (10 men)								
TVDE	TYPE A*			B*		С		D		THICKNESS	
ITE	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	
CA3146H	37-45	0.940-1.143	37-45	0.940-1.143	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5–9	0.127-0.228	
CA3183H	44-52	1.118-1.320	44-52	1.118-1.320	1	1			1		
CA3541H	52-60	1.321-1.524	52-60	1.321-1.524							
CA3741CH	54-62	1.372-1.574	61-69	1.500-1.752	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5–9	0.127-0.228	

<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.





CA3747CH

Bonding Pad numbers shown correspond to the dual-in-line package terminal numbers only, as shown in data bulletin File No. 531.

Grid Graduations Are In Mils (10<sup>-3</sup> Inch)

TYPE A*			B*		С		D	CHIP	THICKNESS	
TYPE	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3747H	52-60	1.321-1.524	101-109	2.566-2.768	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5-9	0.127-0.228
CA3748H	54-62	1.372-1.574	61–69	1.550-1.752	4-10	0.102-0.254	3.3-4.3	0.084-0.109	5–9	0.127-0.228

<sup>\*</sup> The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.




Monolithic Silicon

CA3015L CA3039L CA3018L CA3045L CA3028AL

CA3049L

CA3054L CA3084L CA3741L



# Beam-Lead Devices for **Hybrid Circuit Applications**

- Transistor Arrays
- Differential Amplifiers
- Diode Arrays
- Operational Amplifiers

## **Features**

## Assembly

- Simplified repairability
- Use of non-hermetic packages possible
- Silicon nitride passivated
- Platinum silicide ohmic contacts
- Batch handling of chips, batch bonding of beam leads and external lead connections

The beam-lead sealed-junction integrated circuits described in this bulletin are fabricated by a technology which involves the utilization of a passivated layer to seal delicate semiconductor junctions and a multilayered interconnection system of unique design which is stable, highly corrosion-resistant, and readily bondable for attachment to a suitable substrate containing thick or thin film wiring.

Beam Lead identifies a structure in which gold beam leads are extended over the semiconductor chip edges as cantilever beams. Sealed Junction indicates that the integrated circuit chip is completely protected from the deteriorating effects of humidity and other surface contaminants without the need for a hermetic package enclosure.

#### General Considerations

Conventional IC technology has made very substantial contributions to the reliability of solid state electronics despite the fact that the conventional IC chip is non-hermetic and employs an aluminum-film interconnection system. These considerations have forced the use of hermetic packages or elaborate bulky plastic packages to guard the integrated circuit chip against even modest amounts of humidity. In addition, connection to the aluminum metallization on the chip is customarily accomplished by the use of tiny wires. The reliability of these wired connections to the chip and its external circuit is dependent on human skill and accuracy to a considerable extent.

The culmination of continuing research and development in the quest for IC's having greater reliability, has led to the development of sealed-junction technology for IC fabrication. The beam-lead, sealed-junction device is a truly hermetic IC chip which is impervious to the deteriorating

- Precious metal interconnection metallization
- Precious metal beam leads
- Broad beam leads make interconnect paths less critical; bonds easier to inspect, and defective chips easier to replace
- Batch fabrication techniques provide devices with high reliability at lowest possible cost.

#### Performance

- Exceptional reliability results from use of sealed-junction beam-lead technology
- Inspectable bonds
- Low-stress, high-strength bonds achieved
- Reliable operation over full military temperature range \_55°C to +125°C

effects of moisture and other potential contaminants. Furthermore, circuit interconnections on and to the chip are accomplished by the use of gold conductors to further enhance reliability. The precious metal interconnection system on the chip, which is integral with the chip, is, in turn, connected to tiny gold beams (0.003" x 0.006" x 0.0005") which extend over the edge of the chip to serve as leads to external circuit paths and components.

#### INDEX

RCA TYPE	PAGE	RCA TYPE	PAGE
CA3015L	5	CA3049L	15
CA3018L	7	CA3054L	17
CA3028AL	9	CA3084L	19
CA3039L	11	CA3741L	21
CA3045L	13		

The beam lead integrated circuit chip with its gold leads has ideal mechanical characteristics for use in connection with automated handling methods of attachment to film type wiring on a suitable substrate thus making it possible to achieve a higher order of reliability in the interconnection system than has been achieved heretofore.

A brief resume of the manufacturing process used in producing beam lead IC's is included in the APPENDIX following the OPERATING CONSIDERATIONS.

### **OPERATING CONSIDERATIONS**

When a beam lead device is being bonded to a substrate, certain minimal precautions (listed below), with reference to pattern screening must be taken to prevent stress that can result in breakage, or separation of the conductor paths:

- Do not mount components within the outside dimension of the bonding tool.
- 2) Do not use any cross-over or insulation within this dimension.
- 3) Do not use any resistor terminations within this dimension.
- 4) Use individual pads for bonding leads wherever feasible.

As in any design, adequate cooling must be considered. Temperature rise in a beam-lead device, when mounted in a particular assembly is a direct result of the dissipation within the device, the distribution of other heat sources within the assembly, and the ability of the assembly to dissipate the total heat generated.

Specific factors which govern the heat flow within such assemblies are:

- 1. Beam-lead width and thickness
- 2. Number of beam leads
- 3. Thermal characteristics of the substrate
- Thermal characteristics of the ambient surrounding the beam-lead device.

Because of these factors it is, therefore, impractical to specify thermal ratings for beam-lead device assemblies. In consideration of these factors, it is recommended that the chip temperature be checked by direct measurement to avoid exceeding a maximum chip junction temperature of 150°C.

#### **TERMINAL LAYOUT DIAGRAMS**

RCA beam lead devices will normally be designed utilizing the outline shown in Fig. 1 viewed with the metallization down.

The resistance values included on the schematic diagrams are typical values and have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs.

RCA reserves the right to make any changes in the resistance values provided such changes do not adversely affect the published performance characteristics of the device.

#### APPENDIX

## **Beam-Lead Manufacturing Processes**

An integral passivation layer of silicon nitride protects the beam-lead device from the deteriorating effects of both moisture and contaminants. Low-resistance ohmic contacts to the device junctions are made with platinum silicide which is an extremely stable, non-corrosive intermetallic compound. Gold is used for both the chip interconnections and for the cantilevered beams because it provides high conductivity, is corrosion-resistant, and is readily bondable to a wide variety of substrates and materials. This combination of metallurgically stable components offers the user a chip structure having excellent reliability as compared with

the performance of aluminum metallization used in conventional IC designs.

As indicated in the preceding paragraphs, beam-lead technology encompasses a passivating (sealant) layer, a multilayered metal system, and uniquely designed metallization. The metallization consists of a contact of platinum silicide and a layered structure of titanium, platinum, and gold. The metallized pattern which is brought out to the grid, and the subsequent processing are designed to produce a chip in which the attaching leads extend over the edge of the chip. The processing procedure involves the removal of the silicon and the oxide in the grid to leave the beams cantilevered over

the edge of the chip and available for easy attachment to a package or substrates.

RCA's beam lead technology consists of the following processes:

- a) deposition of silicon nitride
- b) contact openings
- deposition and formation of conducting paths (contacts and interconnections)
- d) circuit separation
- e) bonding

A brief description of these processes follows.

#### deposition of silicon nitride

Silicon nitride which functions as the passivating (sealant) layer is deposited over the surface of the wafer following the diffusion and oxidation steps required to form the individual components of the device.

### contact openings


After the entire wafer has been covered with the protective layer of silicon nitride, appropriate windows are opened both in this and the previously formed oxide layer to permit contact with the junction areas of the individual components.

### deposition of contacts and interconnections

To integrate the individual components into the circuits, the exposed terminal areas are interconnected with gold leads formed by electroplating. The gold leads are underlaid with titanium, and platinum in that order, over a platinum silicide layer in the contact openings to attain a low-resistance ohmic contact to the silicon. Two electroplating steps are used to form both the gold metallization network and the gold beam leads by means of which appropriate circuit terminals can be connected to external electrical contacts.

#### circuit separation

A thinning and etching technique is next used to separate the completed circuit chip from the wafer in which they are formed. This separation involves removal of the silicon from the grids between the chips by a very precise chemical etching process which physically separates the circuits from each other but leaves them firmly held in a matrix position. In this position, the individual circuits can be evaluated by an automatic test set operating in conjunction with an automatic probe set.



### beam-lead, bonding (See Fig. 2)

The actual bonding of the beam leads to a metallized package or a substrate is performed by a thermocompression technique as follows:

A bonding tool is used to pick up the chip and bond it to the subsystem substrate metallization. The chip and the bonding tool are aligned through the use of a semi-mirror shown in Fig. 2(a). The bonding tool is lowered to the chip. The chip is held firmly by the vacuum [inside the bonding tool, see Fig. 2(b)] and transferred to the bonding station. Another alignment is made [see Fig. 2(a)] by viewing the chip in the tool (through the semi-mirror) and the subsystem substrate metallization. The bonding tool and the chip are then lowered to the subsystem substrate where the heated substrate and the heated bonding tool develop an interface temperature of 300°C between the beam leads and the substrate. Simultaneously, a force is applied to the bonding tool which deforms the ends of the beam leads and completes the thermocompression bond. The bonding time is 2 to 3 seconds.

Any faulty chips can be rebonded. The most significant advantages of the beam lead technology are in this bonding process--

- Manufacturing the silicon chip beam leads as an integral part of the device eliminates the necessity of bonding to the chip and immediately reduces the number of bonds to be made for an equivalent interconnection.
- Furthermore, since each lead is an integral part of the contact and not a mechanically-made connection, the reliability of the circuit is greatly enhanced.
- In addition, the single metal system gold-to-gold employed between contacts and leads not only obviates a reliability factor often associated with bonds with contacts made between dissimilar metals, but also insures a bond completely free from corrosion.
- And finally, all bonds for a single chip can be made simultaneously providing both technical and economic advantages.

### REFERENCES

1. The Western Electric Engineer, Dec. 1967.

- Fig. 2— a) Alignment to pick up chip and to bond chip to subsystem substrate: force is used only to bond chip;
  - b) detail of bonding tool to show vacuum pick up.

the edge of the chip and available for easy attachment to a package or substrates.

RCA's beam lead technology consists of the following processes:

- a) deposition of silicon nitride
- b) contact openings
- deposition and formation of conducting paths (contacts and interconnections)
- d) circuit separation
- e) bonding

A brief description of these processes follows.

#### deposition of silicon nitride

Silicon nitride which functions as the passivating (sealant) layer is deposited over the surface of the wafer following the diffusion and oxidation steps required to form the individual components of the device.

#### contact openings


After the entire wafer has been covered with the protective layer of silicon nitride, appropriate windows are opened both in this and the previously formed oxide layer to permit contact with the junction areas of the individual components.

#### deposition of contacts and interconnections

To integrate the individual components into the circuits, the exposed terminal areas are interconnected with gold leads formed by electroplating. The gold leads are underlaid with titanium, and platinum in that order, over a platinum silicide layer in the contact openings to attain a low-resistance ohmic contact to the silicon. Two electroplating steps are used to form both the gold metallization network and the gold beam leads by means of which appropriate circuit terminals can be connected to external electrical contacts.

### circuit separation

A thinning and etching technique is next used to separate the completed circuit chip from the wafer in which they are formed. This separation involves removal of the silicon from the grids between the chips by a very precise chemical etching process which physically separates the circuits from each other but leaves them firmly held in a matrix position. In this position, the individual circuits can be evaluated by an automatic test set operating in conjunction with an automatic probe set.



#### beam-lead, bonding (See Fig. 2)

The actual bonding of the beam leads to a metallized package or a substrate is performed by a thermocompression technique as follows:

A bonding tool is used to pick up the chip and bond it to the subsystem substrate metallization. The chip and the bonding tool are aligned through the use of a semi-mirror shown in Fig. 2(a). The bonding tool is lowered to the chip. The chip is held firmly by the vacuum [inside the bonding tool, see Fig. 2(b)] and transferred to the bonding station. Another alignment is made [see Fig. 2(a)] by viewing the chip in the tool (through the semi-mirror) and the subsystem substrate metallization. The bonding tool and the chip are then lowered to the subsystem substrate where the heated substrate and the heated bonding tool develop an interface temperature of 300°C between the beam leads and the substrate. Simultaneously, a force is applied to the bonding tool which deforms the ends of the beam leads and completes the thermocompression bond. The bonding time is 2 to 3 seconds.

Any faulty chips can be rebonded. The most significant advantages of the beam lead technology are in this bonding process-

- Manufacturing the silicon chip beam leads as an integral part of the device eliminates the necessity of bonding to the chip and immediately reduces the number of bonds to be made for an equivalent interconnection.
- Furthermore, since each lead is an integral part of the contact and not a mechanically-made connection, the reliability of the circuit is greatly enhanced.
- In addition, the single metal system gold-to-gold employed between contacts and leads not only obviates a reliability factor often associated with bonds with contacts made between dissimilar metals, but also insures a bond completely free from corrosion.
- And finally, all bonds for a single chip can be made simultaneously providing both technical and economic advantages.

## REFERENCES


1. The Western Electric Engineer, Dec. 1967.

Fig. 2— a) Alignment to pick up chip and to bond chip to subsystem substrate: force is used only to bond chip;

b) detail of bonding tool to show vacuum pick up.

Monolithic Silicon

## CA3015L



## **Beam-Lead Operational Amplifier**

## **Applications**

- Narrow-Band and Bandpass Amplifier
- Operational Functions
- Feedback Amplifier
- DC and Video Amplifier
- Multivibrator
- Oscillator
- Comparator
- Servo Driver
- Scaling Adder
- Balanced Modulator-Driver

The RCA CA3015L is the beam-lead version of the CA3015 operational amplifier family. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3015L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

For applications of the CA3015 family of operational amplifiers see the companion Application Notes, ICAN-5290 "Integrated Circuit Operational Amplifiers", ICAN-5213 "Application of the RCA-CA3015, CA3016 Integrated Circuit Operational Amplifiers," and ICAN-5015 "Application of the RCA-CA3008, CA3010 Integrated Circuit Operational Amplifiers".

CAUTION: ALTHOUGH RCA-CA3015L is electrically similar to CA3015, it is not a pin-for-pin replacement.




Fig. 1-1— Terminal layout for CA3015L (18 lead configuration).

## Features

	Open-Loop Voltage Gain	70	dB	typ.
	Common-Mode Rejection			
	Ratio	103	dB	typ.
•	Output Impedance	92	$\Omega$	typ.
	Input Offset Voltage	1	mV	typ.
•	Static Power Drain at ±12V	175	mW	typ.
	± 6V	30	mW	typ.
	± 3V	7	mW	typ.

■ Operation over the full military temperature range: -55 to +125°C




Fig. 1-2— Schematic diagram of CA3015L

# MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES.

OPERATING TEMPERATURE RANGE55°C to +125°C	SIGNAL VOLTAGE8	V to	+1 V
STORAGE TEMPERATURE RANGE65° to +150°C	DEVICE DISSIPATION	600	mW


## ELECTRICAL CHARACTERISTICS at TA = 25°C

CVMPOL		LIMITS		UNITS	
STIVIBOL	MIN.	TYP.	MAX.	011113	
V, V <sup>-</sup> = -12 V					
VIO	_	1.37	5	mV	
110	_	1.07	5	μА	
t <sub>1</sub>	_	9.6	24	μΑ	
ΔV <sub>ΙΟ</sub> /ΔV <sub>CC</sub> ΔV <sub>ΙΟ</sub> /ΔVEE		0.096 0.156	0.5 0.5	mV/V	
РТ	-	175 500		mW	
AOL	66	70	_	dB	
CMR	80	103	_	dB	
V <sub>O</sub> (P-P)	12	14	-	V <sub>P-P</sub>	
Z <sub>IN</sub>	5	7.8	- 1	kΩ	
ZOUT	_	92	_	Ω	
VCMR	_	+0.65	-	V	
	IO	MIN.  V, V = -12 V  V10	SYMBOL         MIN.         TYP.           V, V⁻ = -12 V         VIO         —         1.37           IIO         —         1.07           II         —         9.6           ΔVIO/ΔVCC         —         0.096           ΔVIO/ΔVEE         —         0.156           PT         —         175           —         500           AOL         66         70           CMR         80         103           VO(P-P)         12         14           ZIN         5         7.8           ZOUT         —         92           VCMR         —         +0.65	SYMBOL         MIN.         TYP.         MAX.           V, V⁻ = -12 V         VIO         —         1.37         5           IIO         —         1.07         5           II         —         9.6         24           ΔVIO/ΔVCC         —         0.096         0.5           ΔVIO/ΔVEE         —         0.156         0.5           PT         —         175         —           —         500         —    AOL  General Resolution  AOL  CMR  80  103	

OPERATING CONSIDERATIONS See Page 2

Monolithic Silicon

**CA3018L** 



# Beam-Lead General-Purpose Transistor Array

Two Isolated Transistors and a Darlington-Connected Transistor Pair

FOR LOW-POWER APPLICATIONS AT FREQUENCIES FROM DC THROUGH THE VHF RANGE

The CA3018L is a beam-lead version of the RCA CA3018 and consists of four general purpose silicon n-p-n transistors on a common monolithic substrate. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

Two of the four transistors are connected in the Darlington configuration. The substrate is connected to a separate terminal for maximum flexibility.

The CA3018L is particularly suited for applications in hybrid circuits where hermetic packaging, low costs, and reliable operation are prime considerations. For applications of the general purpose transistors see RCA Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated-Circuit Transistor Array".




Fig. 2-1— Schematic diagram of CA3018L

## **Applications**

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers

### **Features**

- Matched monolithic general purpose transistors
- hgg matched ±10%
- V<sub>BE</sub> matched ±5 mV
- Operation from DC to 120 MHz
- Wide operating current range
- Low noise figure 3.4 dB typical at 1 KHz
- Operation over the full military temperature range: -55 to +125°C




Fig. 2-2— Terminal layout for CA3018L (14-lead configura-

CAUTION: Although RCA-CA3018L is electrically similar to CA3018, it is not a pin-for-pin replacement.

## MAXIMUM RATINGS, Absolute-Maximum Values, at $T_A = 25^{\circ}C$

## The following ratings apply for each transistor in the device:

Temperature Range:
Operating
Storage
Collector-to-Emitter Voltage, V <sub>CEO</sub>
Collector-to-Base Voltage, V <sub>CBO</sub>
Collector-to-Substrate Voltage, V <sub>CIO</sub> *


Emitter-to-Base Voltage, V <sub>EBO</sub>	.5	V
Collector Current, Ic	0 m	Α

\*The collector of each transistor of CA3018L is isolated from the substrate by an integral diode. The substrate (terminal 8) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

		transistor action.				
ELECTRICAL CHARACTERISTICS at $T_{\Delta} = 25^{\circ}C$	SYMBOLS	SPECIAL TEST CONDITIONS		LIMITS		UNITS
FOR EACH TRANSISTOR			MIN.	TYP.	MAX.	
STATIC CHARACTERISTICS						
Collector-Cutoff Current	ІСВО	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0		0.002	100	nA
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0			5	μΑ
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	IC = 1 mA, IB = 0	15	<b>Ź</b> 4	-,	V
Collector-to-Base Breakdown Voltage	V(BR)CBO	IC = 10μA, IE = 0	20	60	_	٧
Emitter-to-Base Breakdown Voltage	V(BR)EBO	IE = 10μA, IC = 0	5	7	_	V
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	IC = 10μA, ICI = 0	20	60	_	٧
Collector-to-Emitter Saturation Voltage	VCES	IB = 1 mA, IC = 10 mA	-	0.23	-	V
Static Forward Current Transfer Ratio	hFE	$V_{CE} = 3V$ $\begin{cases} I_{C} = 10\text{mA} \\ I_{C} = 10\mu\text{A} \end{cases}$	30 -	100 100 54	_ _ _	- - -
Magnitude of Static-Beta Ratio (Isolated Transistors $Q_1$ and $Q_2$ )		VCE = 3V, IC1 = IC2 = 1 mA	0.9	0.97	-	_
Static Forward Current Transfer Ratio Darlington Pair (Q <sub>3</sub> and Q <sub>4</sub> )	hFED	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1 mA	1500	5400	_	_
Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> = 3V   I <sub>E</sub> = 1 mA   I <sub>E</sub> = 10mA	_	0.715 0.800	_	V
Input Offset Voltage	VBE1-VBE2	V <sub>CE</sub> = 3V, I <sub>E</sub> = 1 mA	_	0.48	5	mV
Temperature Coefficient: Base-to-Emitter Voltage Q <sub>1</sub> , Q <sub>2</sub>	$\frac{\left \Delta V_{BE}\right }{\Delta T}$	VCE = 3V, IE = 1 mA	_	-1.9	-	mV/ <sup>o</sup> C
Base (Q3)-to-Emitter (Q4) Voltage Darlington Pair	VBED(V9-1)	V <sub>CE</sub> = 3 V I <sub>E</sub> = 10 mA	-	1.46 1.32	-	٧
Temperature Coefficient: Base-to-Emitter Voltage Darlington Pair - Q3, Q4	ΔV <sub>BED</sub> ΔT	VCE = 3V, IE = 1 mA	_	4.4	_	mV/ <sup>O</sup> C
Temperature Coefficient:  Magnitude of Input-Offset Voltage	$\frac{ V_{BE_1}-V_{BE_2} }{\Delta T}$	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V, I <sub>C1</sub> = I <sub>C2</sub> = 1 mA	-	1	-	μV/ <sup>o</sup> C

Monolithic Silicon

**CA3028AL** 



# Beam-Lead Differential/Cascode Amplifier

FOR COMMUNICATIONS AND INDUSTRIAL EQUIPMENT AT FREQUENCIES FROM DC to 120 MHz

## **Applications**

- RF and IF Amplifiers (Differential or Cascode)
- DC, Audio, and Sense Amplifiers
- Converter in the Commercial FM Band
- Oscillator
- Mixer
- Limiter

RCA CA3028AL is the beam-lead version of the CA3028A family of differential/cascode amplifiers designed for use in communications and industrial equipment operating at frequencies from dc to 120 MHz. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3028AL is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

For applications of the CA3028AL see the companion Application Note ICAN-5337 "Application of the RCA CA3028 Integrated Circuit Amplifier in the HF and VHF Ranges".




Fig. 3-1— Schematic diagram of CA3028AL

## Features

- Controlled for input bias current
- Balanced differential amplifier configuration with controlled constant-current source to provide unexcelled versatility
- Single- and dual-ended operation
- Operation from dc to 120 MHz
- Balanced-AGC capability
- Wide operating-current range
- Operation over the full military temperature range: -55 to +125°C




Fig. 3-2— Terminal layout for CA3028AL (14-lead configuration)

CAUTION: Although RCA-CA3028AL is electrically similar to CA3028A, it is not a pin-for-pin replacement.

## MAXIMUM RATINGS, Absolute-Maximum Ratings at $T_A = 25^{\circ}C$

TEMPER	ATI	IDE	NGE:

## DISSIPATION:

Operating.	 125 <sup>0</sup> C
Storage .	 150 <sup>0</sup> C

## ELECTRICAL CHARACTERISTICS at TA = 25°C


	1				LIMITS	3	
CHARACTERISTIC	SYMBOL	SPECIAL TES	T CONDITIONS	MIN.	TYP.	MAX.	UNITS
STATIC CHARACTERISTICS							
		+Vcc	-VEE				
Input Bias Current	lt.	6V 12V	6V 12V	-	16.6 36	70 106	μΑ
Quiescent Operating Current	16 or 110	6V 12V	6V 12V	0.8 2	1.25 3.3	2 5	mA
Input Current (Term. No. 8)	l <sub>8</sub>	6V 12V	6V 12V	0.5 1	0.85 1.65	1 2.1	mA
Device Dissipation	PT	6V 12V	6V 12V	24 120	36 175	54 260	mW

OPERATING CONSIDERATIONS

See Page 2

Monolithic Silicon

CA3039L



# Beam-Lead Diode Array

6 Matched Diodes Ultra-Fast Low-Capacitance

FOR APPLICATIONS IN COMMUNICATIONS AND SWITCHING SYSTEMS

## **Applications**

- Balanced modulators or demodulators
- Ring modulators
- High speed diode gates
- Analog switches

A CA3039L is the beam-lead version of the CA3039 ich consists of six ultra-fast, low capacitance diodes on a mmon monolithic substrate. The beam leads of the device formed as an integral part of the IC chip during the batch rication process.

.3039L is particularly suited for applications in hybrid cuits where hermetic packaging, low cost and reliable eration are prime considerations.

e of the diodes are independently accessible, the sixtheres a common terminal with the substrate.

r applications such as balanced modulators or ring dulators where capacitive balance is important, the strate should be returned to a dc potential which is nificantly more negative (with respect to the active diodes) n the peak signal applied.




Fig. 4-1— Schematic diagram of CA3039L

#### Features

- Excellent reverse recovery time 1 ns typ.
- Matched monolithic construction-V<sub>F</sub> matched ±5 mV
- Low diode capacitance-C<sub>D</sub> = 0.65 pF typical at V<sub>R</sub> = -2
- Operation over the full military temperature range: -55 to +125°C




Fig. 4-2— Terminal layout for CA3039L (14-lead configuration)

CAUTION: Although RCA-CA3039L is electrically similar to CA3039, it is not a pin-for-pin replacement.

## MAXIMUM RATINGS, Absolute-Maximum Ratings at TA = 25°C

Peak Inversion Voltage, PIV for: $D_1$ - $D_5$	Peak Diode-to-Substrate Voltage, $V_{DI}$ for $D_1$ - $D_5$ (term, 3, 4, 9, 13 or 14 to term, 7) +20, -1 V
TEMPERATURE RANGE:	DC Forward Current, I
Operating	Peak Recurrent Forward Current, If
Storage	Peak Forward Surge Current, If (surge) 100 mA

## ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C

Characteristics apply for each diode unit, unless otherwise specified.


CHARACTERISTICS	SYMBOLS	SYMBOLS SPECIAL TEST CONDITIONS			LIMITS					
CHARACTERISTICS	STIVIBULS	SPECIAL TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS				
		IF = 50 μA	_	0.65	0.69					
DC Forward Voltage Drop	VF	1 mA	_	0.73	0.78	lv				
De roiward voitage brop	V F	3 mA	_	0.76	0.80	1				
		10 mA	_	0.81	0.90					
DC Reverse Breakdown Voltage	V(BR)R	I <sub>R</sub> = -10 μA	5	7	_	V				
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V(BR)R	I <sub>R</sub> = -10 μA	20	_	_	٧				
DC Reverse (Leakage) Current	۱R	V <sub>R</sub> = -4V	_	0.016	100	nA				
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I <sub>R</sub>	VR = -10V	_	0.022	100	nA				
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V <sub>F1</sub> - V <sub>F2</sub>	IF = 1 mA	_	0.5	5	mV				
Temperature Coefficient of VF <sub>1</sub> - VF <sub>2</sub>	$\frac{\Delta  V_{F_1} - V_{F_2} }{\Delta T}$	IF = 1 mA	-	1	-	μV/ <sup>O</sup> C				
Temperature Coefficient of Forward Drop	$\frac{\Delta V_{F}}{\Delta T}$	IF = 1 mA	-	-1.9	_	mV/ <sup>o</sup> C				
DC Forward Voltage Drop for Anode-to-Substrate Diode (DS)	۷F	IF = 1 mA	-	0.65	_	٧				
Reverse Recovery Time	t <sub>rr</sub>	IF = 10 mA, IR = 10 mA	-	1		ns				
Diode Capacitance	CD	V <sub>R</sub> = -2 V, I <sub>F</sub> = 0	-	0.65	_	pF				
Diode-to-Substrate Capacitance	CDI	V <sub>DI</sub> = +4 V, I <sub>F</sub> = 0	_	3.2	_	pF				

**OPERATING CONSIDERATIONS** 

See Page 2

Monolithic Silicon

CA3045L



# Beam-Lead General-Purpose N-P-N Transistor Array

Three Isolated Transistors and One Differentially Connected Transistor Pair.

FOR LOW-POWER APPLICATIONS AT FREQUENCIES FROM DC THROUGH THE VHF RANGE

**Applications** 

- General use in various types of signal processing systems operating anywhere in the frequency range from DC to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers

RCA CA3045L is a beam-lead version of the CA3045 and contains an array of general-purpose transistors for use in signal-level applications at frequencies up to more than 120 MHz. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3045L is particularly suited for use in hybrid type construction where compactness, hermeticity, ultra-reliability, and low cost are prime requirements. For suggested applications of transistor arrays, see RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array"; and RCA reprint ST-3859 "Design Ideas for RCA Linear Arrays".

#### Features

- Two matched pairs of transistors: V<sub>BE</sub> matched ±5 mV,
   Input offset current 2 μA max. at I<sub>C</sub> = 1 mA
- 5 general-purpose monolithic transistors
- Operation from DC to more than 120 MHz
- Wide operating current range
- h<sub>FE</sub> (each transistor) = 100 typ. at V<sub>CE</sub> = 3 V, I<sub>C</sub> = 1 mA
- Low-noise figure: 3.2 dB typ, at 1 kHz
- Operation over the full military temperature range: -55 to +125°C




Fig. 5-1- Schematic diagram of CA3045L

AUTION: Although RCA-CA3045L is electrically imilar to CA3045, it is not a pin-for-pin replacement.




Fig. 5-2— Terminal layout for CA3045L (14-lead configuration)

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}$ C

Collector-to-Emitter Voltage, V <sub>CEO</sub>										15	٧
Collector-to-Base Voltage, VCBO									. :	20	٧
Collector-to-Substrate Voltage, VCIO	*		 							20	V
Emitter-to-Base Voltage, VEBO											
Collector Current In			 						50	m	۱A

Temperature f	Range:	
Operating		55 to +125 <sup>o</sup> C

\*The collector of each transistor is isolated from the substrate by an integral diode. The substrate (terminal 5) must be more negative than all collectors to maintain isolation between transistors and to provide for normal transistor action.

## ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$


Characteristics apply for each transistors

CHARACTERISTICS	SYMBOLS   SPECIAL TEST CONDITIONS			LIMITS					
CHARACTERISTICS	STWIBULS	SPECIAL PEST CONDITIONS	MIN.	TYP.	MAX.	UNITS			
STATIC CHARACTERISTICS					•				
Collector-to-Base Breakdown Voltage	V(BR)CBO	IC = 10 μA, IE = 0	20	60	_	٧			
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	IC = 1 mA, IB = 0	15	24	-	V			
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I <sub>C</sub> = 10 μA, I <sub>CI</sub> = 0	20	60	-	V			
Emitter-to-Base Breakdown Voltage	V(BR)EBO	IE = 10 μA, IC = 0	5	7	_	V			
Collector-Cutoff Current	СВО	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	Ī -	0.002	40	nA			
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	_		0.5	μΑ			
Static Forward Current Transfer Ratio (Static Beta)	hFE	$V_{CE} = 3V \begin{cases} I_{C} = 10 \text{ mA} \\ I_{C} = 10 \text{ mA} \end{cases}$	- 40 -	100 100 54	- - -	_ _ _			
Input Offset Current for Matched Pair $Q_1$ and $Q_2$ $\left I_{IO_1} - I_{IO_2}\right $		V <sub>CE</sub> = 3V, I <sub>C</sub> = 1 mA	-	0.3	2	μΑ			
Base-to-Emitter Voltage	VBE	$V_{CE} = 3V \begin{cases} I_E = 1 \text{ mA} \\ I_E = 10 \text{ mA} \end{cases}$	_ _	0.715 0.800	_ _	V V			
Magnitude of Input Offset Voltage for Differential Pair $ V_{IO_1} - V_{IO_2} $		VCE = 3V, IC = 1 mA	_	0.45	5	mV			
Magnitude of Input Offset Voltage for Isolated Transistors $\begin{vmatrix} V_{1O_3} - V_{1O_4} \\ V_{1O_4} - V_{1O_5} \end{vmatrix}$ , $\begin{vmatrix} V_{1O_5} - V_{1O_3} \\ \end{vmatrix}$		V <sub>CE</sub> = 3V, I <sub>C</sub> = 1 mA	_	0.45	5	mV			
Temperature Coefficient: Magnitude of Input-Offset Voltage	<u>[ΔV<sub>1</sub>0]</u> ΔΤ	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1 mA	_	1.1	_	μV/ <sup>O</sup> C			
Temperature Coefficient of Base-to-Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1 mA	_	-1.9	_	mV/ºC			
Collector-to-Emitter Saturation Voltage	VCES	IB = 1 mA, IC = 10 mA	_	0.23	_	V			
						L			

<sup>\*</sup>See RCA DATA BULLETIN File No. 341

**Monolithic Silicon** 

CA3049L



# Beam-Lead Dual Independent Differential Amplifiers

For Low-Power Applications at Frequencies up to 500 MHz


### Features

- Power Gain 23 dB (typ.) at 200 MHz
- Noise Figure 4.6 dB (typ.) at 200 MHz
- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Full military temperature range capability -55°C to +125°C

CA3049L is the beam-lead version of the CA3049 and consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six n-p-n transistors which comprise the amplifiers are general-purpose high-frequency devices which exhibit a value of f<sub>T</sub> in excess of 1000 MHz. These features make the CA3049L useful to 500 MHz. Bias and load resistors have been omitted to provide maximum application flexibility.

The CA3049L is particularly suited for applications in hybrid ircuits where hermetic packaging, low cost, and reliable peration are prime considerations.

The monolithic construction of the CA3049L provides close lectrical and thermal matching of the amplifiers. This feature nakes this device particularly useful in dual-channel applications where matched performance of the two channels is equired.



ig. 6-1— Terminal layout for CA3049L (14-lead configuration)

## **Applications**

- VHF amplifiers
- VHF mixers
- Multifunction combinations RF/Mixer/Oscillator;
   Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Balanced mixers
- Synthesizers
- Balanced (push-pull) cascode amplifiers
- Sense amplifiers




Fig. 7-2— Schematic diagram of CA3049L

CAUTION: Substrate MUST be maintained negative with respect to all collector terminals of this device.

CAUTION: Although RCA-CA3049L is electrically similar to CA3049, it is not a pin-for-pin replacement.

MAXIMUM RATINGS, Absolute-Maximum Values, at $T_A = 25^{\circ}C$		The following ratings apply for each transistor in the device:		
at A as s		Collector-to-Emitter Voltage, VCEO	15	V
		Collector-to-Base Voltage, V <sub>CBO</sub>	20	V
Temperature Range:		Collector-to-Substrate Voltage, VCIO*.	20	V
Operating55 to -	+125 °C	Emitter-to-Base Voltage, V <sub>EBO</sub>	5	V
Storage65 to	+150 °C	Collector Current, IC	50	mΑ

<sup>\*</sup>The collector of each transistor of the CA3049L is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.


## ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$

CHARACTERISTICS	SYMBOLS	ABOLS TEST CONDITIONS		CA3049L LIMITS							
CHARACTERISTICS			MIN.	TYP.	MAX.	UNITS					
STATIC CHARACTERISTICS (for each transistor)											
Input Bias Current	110	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	_	10	33	μΑ					
Collector-Cutoff Current	ICBO	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	_	-	100	nA					
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1 mA, I <sub>B</sub> = 0	15	_	_	v					
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0	20	_	_	v					
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>C</sub> = 10 μA, I <sub>CI</sub> = 0	20	_	_	v					
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 10 μA, I <sub>C</sub> = 0	5	_	-	v					

OPERATING CONSIDERATIONS See Page 2

Monolithic Silicon

## CA3054L



# Beam-Lead Dual Independent Differential Amplifiers

FOR LOW-POWER APPLICATIONS AT FREQUENCIES FROM DC TO 120 MHz

## **Applications**

- Dual sense amplifiers
- Dual Schmitt triggers
- Multifunction combinations RF/Mixer/Oscillators;
   Converter/IF
- IF amplifiers (differential and/or cascode)

The RCA CA3054L is the beam-lead version of the CA3054, and consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3054L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.




Fig. 7-1— Terminal layout for CA3054L (14-lead configuration)

- Product detectors
- Doubly-balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Pairs of balanced mixers
- Synthesizer mixers
- Balanced (push-pull) cascode amplifiers

#### Features

- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Maximum input offset voltage ±5 mV
- Operation over the full military temperature range: -55 to +125°C




Fig. 7-2— Schematic diagram of CA3054L

CAUTION: Although RCA-CA3054L is electrically similar to CA3054, it is not a pin-for-pin replacement.

CAUTION: Substrate MUST be maintained negative with respect to all collector terminals of this device.

## MAXIMUM RATINGS, Absolute-Maximum Values, at $T_A = 25^{\circ}C$

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, V <sub>CEO</sub>	
Collector-to-Base Voltage, VCBO	20 V
Collector-to-Substrate Voltage, VCIO*	20 V

<sup>\*</sup>The collector of each transistor of the CA3054L is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide for normal

Collector Current, IC	5 V 50 mA
Temperature Range:	
Storage	

transistor action. The substrate should be maintained at signal (AC) ground by means of a suitable grounding capacitor, to avoid undesired coupling between transistors.


## ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	CVMPOLC	SYMBOLS TEST CONDITIONS			LIMITS			
CHARACTERISTICS	STIMBOLS TEST CONDITIONS		MIN.	TYP.	MAX.	UNITS		
STATIC CHARACTERISTICS			-		•	•		
For Each Differential Amplifier								
Input Offset Voltage	ViO		_	0.45	5	mV		
Input Offset Current	110		_	0.3	2	μΑ		
Input Bias Current	l <sub>1</sub>	VCB = 3 V	_	10	24	μА		
Quiescent Operating Current Ratio	$\frac{I_{C}(Q_1)}{I_{C}(Q_2)}$ or $\frac{I_{C}(Q_5)}{I_{C}(Q_6)}$	IE(Q3) = IE(Q4) = 2 mA	_	0.98 to 1.02	-	-		
Temperature Coefficient Magnitude of Input-Offset Voltage	<u>Δ V<sub>1</sub>0 </u> ΔΤ		-	1,1	-	μV °C		
For Each Transistor								
DC Forward Base-to-Emitter Voltage	VBE	V <sub>CB</sub> = 3 V I <sub>C</sub> = 50 μA 1 mA 3 mA 10 mA	-  -  -	0.630 0.715 0.750 0.800	0.700 0.800 0.850 0.900	V V		
Temperature Coefficient of Base-to- Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	V <sub>CB</sub> = 3V, I <sub>C</sub> = 1 mA	-	-1.9	-	mV °(		
Collector-Cutoff Current	СВО	VCB = 3V, IE = 0	-	0.002	100	nA		
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	IC = 1 mA, IB = 0	15	24	_	V		
Collector-to-Base Breakdown Voltage	V(BR)CBO	IC = 10μA, IE = 0	20	60	-	V		
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I <sub>C</sub> = 10μΑ, I <sub>CI</sub> = 0	20	60	_	V		
Emitter-to-Base Breakdown Voltage	V(BR)EBO	IE = 10μA, IC = 0	5	7	_	٧		

# OPERATING CONSIDERATIONS See Page 2

Monolithic Silicon

CA3084L



# Beam-Lead General-Purpose P-N-P Transistor Array

## **Applications**

- General use in signal processing systems having low-power and low-frequency requirements
- Differential amplifiers
- Temperature compensated amplifiers
- Active loads for differential amplifiers using n-p-n transistors
- Complementary uses with RCA n-p-n transistor arrays

RCA CA3084L is the beam lead version of the CA3084, a general-purpose silicon p-n-p transistor array incorporating two independent transistors, a Darlington circuit, and a current-mirror pair with a shared diode. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3084L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

The two independent transistors in the array may may be used in a variety of circuit applications. The Darlington pair may be employed as the equivalent of a single high-beta transistor. The current-mirror pair is well suited for




Fig. 8-1- Schematic diagram of CA3084L

## Features

- Matched transistor pair (Q1 and Q2)
   V<sub>IO</sub> (V<sub>BE</sub> matched): ±6.0 mV max.
   I<sub>IO</sub> (at 100 μA): ±0.6 μA
- Wide operating current range
- Low noise figure 3.2 dB typ, at 1 kHz
- Operation over the full military temperature range: -55 to +125°C

constant-current applications and can also be used as the active loads in a differential amplifier which uses n-p-n transistors.




Fig. 8-2— Terminal layout for CA3084L (18-lead configuration)

CAUTION: Although RCA-CA3084L is electrically similar to CA3084, it is not a pin-for-pin replacement.

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage (V <sub>CEO</sub> )40 V
Ambient Temperature Range:
Operating
Storage
Collector-to-Base Voltage (VCBO)
Base-to-Substrate Voltage (VBIO)*40 V
Emitter-to-Base Voltage (V <sub>EBO</sub> )
Collector Current (I <sub>C</sub> )

\*The base of each transistor of the CA3084L is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any base voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal 18 should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

# ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C For Equipment Design

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		UNITS		
CHARACTERISTICS	STIMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
For Each Transistor:						
Collector-Cutoff Current	ІСВО	V <sub>CB</sub> = -10V, I <sub>E</sub> = 0		-0.055	-100	nΑ
Collector-Cutoff Current	ICEO	$V_{CE} = -10V$ , $I_B = 0$	-	-0.12	-100	nΑ
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	$I_{CE} = -100\mu A$ , $I_{B} = 0$	-40	-70	_	V
Collector-to-Base Breakdown Voltage	V(BR)CBO	ICB = -100μA, IE = 0	-40	-80	_	٧
Emitter-to-Base Breakdown Voltage	V(BR)EBO	IEB = -100μA, IC = 0	-40	-100	_	V
Emitter-to-Substrate Breakdown Voltage	V(BR)EIO	IEI = 100μA	-40	-100	_	V
Collector-to-Emitter Saturation Voltage	VCEsat	IE = 1mA, IB = 100μA	-	-0.125	-0.25	V
Base-to-Emitter Voltage	VBE	I= = 100A . V== = 10.V	-0.50	-0.59	-0.68	٧
DC Forward-Current Transfer Ratio	hFE	IE = 100μA, VCE = -10V	15	40	_	
For Transistors Q1 and Q2 (As a Differentia	Amplifier):					
Magnitude of Input Offset Voltage	lviol	I= - 100·· A V == - 10V	-	0.422	6	mV
Input Offset Current	110	IE = 100μA, VCE = -10V	-0.6	0	0.6	μА
For Transistors Q3 and Q4 (Current-Mirror (	Configuration):					
Collector Current Normalized	I <sub>C</sub> /I <sub>17</sub>	VCE = -5V, VCIO = -5V	0.85	1.00	1.15	-
Magnitude of Collector Current Ratio	IC(Q3)/IC(Q4)	Term. 5 = Gnd. I <sub>17</sub> = -100µA	0.90	1.00	1.10	
For Transistors Q5 and Q6 (Darlington Configuration):		·				
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = -10V, I <sub>B</sub> = 0	_	_	-1.0	μΑ
Base-to-Emitter Voltage	VBE	Is = 100A . Vos = . 10V	0.92	1.07	1.20	V
DC Forward-Current Transfer Ratio	hFE	I <sub>E</sub> = 100μA, V <sub>CE</sub> = -10V	100	1230	_	

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

	Voltage between Offset Null and V
Differential Input Voltage	Temperature Range:
DC Input Voltage*	Operating
Output Short-Circuit Duration	Storage

# ELECTRICAL CHARACTERISTICS For Equipment Design

		TEST	CONDITIONS					
		SUPPLY VOL	TS: V <sup>+</sup> = 15, V <sup>-</sup> = -15					
CHARACTERISTICS	SYMBOLS		AMBIENT TEMPERATURE (TA)	MIN.	TYP.	MAX.	UNITS	
		5 (1010	25°C	-	1	5		
Input Offset Voltage	Vio	$R_S \leq 10 \text{ k}\Omega$	-55 to +125 <sup>0</sup> C	-	1	6	mV	
			25°C	_	20	200		
Input Offset Current	110		-55 <sup>0</sup> C	_	85	500	nA	
			+125 <sup>o</sup> C	_	7	200		
			25 <sup>0</sup> C		80	500		
Input Bias Current	l <sub>1</sub>		-55 <sup>0</sup> C	-	300	15000	nΑ	
			+125 <sup>0</sup> C	_	30	500		
Input Resistance	Rį			0.3	2	-	МΩ	
Open-Loop Differential Voltage		$R_L \ge 2 k\Omega$	25°C	50,000	200,000	_		
Gain	AOL	V <sub>O</sub> = ± 10 V	-55 to +125 <sup>o</sup> C	25,000	-	-		
Common-Mode Input Voltage			25°C	_	_	_	V	
Range	VICR		-55 to +125°C	±12	±13	-	·	
Common-Mode Rejection	C	D- < 1010	25 <sup>o</sup> C	_	_	_	40	
Ratio	CMRR	$R_S \leq 10 k\Omega$	-55 to +125 <sup>0</sup> C	70	90	-	dB	
Supply Voltage		D- < 101:0	25°C	_	-	_		
Rejection Ratio	VRR	$R_S \leq 10 k\Omega$	-55 to +125 <sup>o</sup> C	_	30	150	μV/V	
		$R_{L} \ge 10 \ k\Omega$	25 <sup>0</sup> C	_	_			
Output Voltage Swing	VO(P-P)	H [ ≥ 10 K22	-55 to +125 <sup>0</sup> C	±12	±14		] ,	
Output Vortage Swing	VO(F-F)	$R_{L} \geq 2k\Omega$	25°C			_	V	
		L	-55 to +125 <sup>0</sup> C	±10	±13	_		
			25 <sup>0</sup> C		1.7	2.8		
Supply Current			-55 <sup>o</sup> C		2	3.3	mA	
			+125°C	_	1.5	2.5		
			25 <sup>0</sup> C		50	85		
Device Dissipation	PD		-55 <sup>o</sup> C		60	100	mW	
			+125 <sup>0</sup> C	_	45	75	ļ	

<sup>\*</sup>If Supply Voltage is less than  $\pm 15$  volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.

Short circuit may be applied to ground or to either supply.

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminals) 44 V	Voltage between Offset Null and V
Differential Input Voltage	Temperature Range:
DC Input Voltage*	Operating
Output Short-Circuit Duration	Storage

<sup>\*</sup>If Supply Voltage is less than  $\pm 15$  volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.

## **ELECTRICAL CHARACTERISTICS**

For Equipment Design

		TEST CONDITIONS					
		SUPPLY VOL	TS: V <sup>+</sup> = 15, V <sup>-</sup> = -15	LIMITS			
CHARACTERISTICS	SYMBOLS		AMBIENT TEMPERATURE (TA)	MIN.	TYP.	MAX.	UNITS
Input Offset Voltage	Vio	$R_S \le 10 \text{ k}\Omega$	25°C		1	5	mV
Imput Offset Voltage	V10	115 Z 10 K22	-55 to +125 <sup>o</sup> C	_	1	6	
			25 <sup>0</sup> C	_	20	200	
Input Offset Current	110		-55 <sup>0</sup> C	_	85	500	nΑ
			+125 <sup>o</sup> C		7	200	
			25 <sup>0</sup> C		80	500	
Input Bias Current	l <sub>1</sub>		-55 <sup>0</sup> C	_	300	15000	nA
			+125 <sup>0</sup> C	_	30	500	
Input Resistance	Rį			0.3	2	-	МΩ
Open-Loop Differential Voltage		$R_L \ge 2 k\Omega$	25 <sup>0</sup> C	50,000	200,000	_	
Gain	AOL	Vo = ± 10 V	-55 to +125 <sup>0</sup> C	25,000	_	-	
Common-Mode Input Voltage	VICR		25°C		_		V
Range			-55 to +125 <sup>0</sup> C	±12	±13	-	·
Common-Mode Rejection		5 / 1010	25 <sup>0</sup> C	_	_	_	
Ratio	CMRR	$R_S \leq 10 k\Omega$	-55 to +125 <sup>0</sup> C	70	90	-	dB
Supply Voltage		5 ( 10   0	25°C	_	-	1	
Rejection Ratio	VRR	$R_S \leq 10 k\Omega$	-55 to +125°C		30	150	μV/V
		B. > 10 kO	25°C			_	
Output Voltage Swing	VO(P-P)	R <sub>L</sub> ≥ 10 kΩ	-55 to +125 <sup>o</sup> C	±12	±14	_	] ,
Output Voltage Swing	VO(1-17	$R_{L} \geq 2 k\Omega$	25 <sup>0</sup> C				•
		11 Z Z K	-55 to +125°C	±10	±13		
Supply Current			25°C		1.7	2.8	
			-55°C +125°C		2	3.3	mA
			+125°C	-	1.5	2.5	
Device Dissipation	D-		-55°C		50 60	85	mW
Device Dissipation	PD		+125°C		45	100 75	mvv
	L		1123 0			,,,	

Short circuit may be applied to ground or to either supply.


# MOS Field-Effect MOS/FET Devices



## **MOS Field-Effect Transistors**

**N-Channel Depletion Types** 

3N128 3N143



## **Silicon MOS Transistors**

For Amplifier, Mixer, & Oscillator Applications in Military & Industrial VHF Communications Equipment Operating up to 250 MHz

## **Applications**

- VHF amplifiers, mixers, converters and if-amplifiers in communication receivers.
- High-impedance timing circuits
- Detectors, oscillators, frequency multipliers, phase
  - splitters, pulse stretchers and current limiters
- Electrometer amplifiers
- Voltage-controlled attenuators
- High impedance differential amplifiers

RCA-3N128 and 3N143 are N-channel depletion-type silicon insulated-gate field-effect transistors utilizing the MOS\* construction. The 3N128 is intended primarily for VHF amplifier service in military and industrial applications. It also is extremely well suited for use in dc and low-frequency amplifier applications requiring a transistor having high power gain, very high input impedance, and low gate leakage.

The 3N143 is designed for use as a VHF mixer and oscillator. Because of their improved transfer characteristic and increased dynamic range the 3N128 and 3N143 provide substantially better cross-modulation performance in linear amplifier applications than conventional (bipolar) transistors and are free from diode-current loading common to junction type FET's. These transistors are hermetically sealed in JEDEC TO-72 metal packages.

Application data for RCA-3N128, including biasing requirements, basic circuit configurations, selection of optimum operating point, and methods for automatic gain control are given in RCA Application Note AN-3193, "Application Considerations for the RCA-3N128 VHF MOS Field-Effect Transistor".

#### Performance Features

- Large dynamic range
- Greatly reduces spurious responses in rceiver front ends
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior crossmodulation capability

#### Device Features

- Low noise figure (3N128) 3.5 dB typ. at 200 MHz
- High VHF amplifier gain (3N128) 16 dB typ. at 200 MHz
- Low input capacitance 5.5 pF typ.
- High transconductance 7500 µmho typ.
- High input resistance  $-10^{14} \Omega$  typ.
- High conversion gain (3N143, mixer) 13.5 dB typ. at 200 MHz

Maximum Ratings, Absolute-Maximum Values at T <sub>A</sub> = 25° C:
*DRAIN-TO-SOURCE VOLTAGE, V <sub>DS</sub> +20 V
*DRAIN-TO-GATE VOLTAGE, V <sub>DG</sub> +20 V
*GATE-TO-SOURCE VOLTAGE, V <sub>GS</sub> :
Continuous dc
Peak ac
*DRAIN CURRENT, I <sub>D</sub> 50 mA
*TRANSISTOR DISSIPATION, P <sub>T</sub> : At Ambient up to 25°C
*AMBIENT TEMPERATURE RANGE:
Storage and Operating65 to +175°C
*LEAD TEMPERATURE (During soldering):
At distances not closer than 1/32 inch to
seating surface for 10 seconds maximum 265 °C
*In accordance with Jedec Registration Data Format JS9-RDF11B.

<sup>\*</sup> Metal-Oxide - Semiconductor.


## ELECTRICAL CHARACTERISTICS: $(At T_A = 25^{\circ} C)$

Measured with Substrate Connected to Source Unless Otherwise Specified.

-					LIMI			TS			
	CHARACT	ERISTIC	SYMBOL	CONDITIONS		3N 128			3N 143		UNITS
					MIN.	+	MAX.	MIN.			
*	Gate Leakage Current		IGSS	$V_{DS} = 0$ , $V_{GS} = -8 \text{ V T}_{A} = 25^{\circ}\text{C}$ $V_{DS} = 0$ , $V_{GS} = -8 \text{ V T}_{A} = 125^{\circ}\text{C}$	-	0.1	50 5	- -	0.1	1000 200	pA nA
*	Zero-Bias Drain Curre	nt	IDSS	$V_{DS} = 15 V$ , $V_{GS} = 0$	5	15	25	5	15	30	mA
*	Drain-to-Source Cutoff	Current	I <sub>D</sub> (off)	$V_{DS} = 20 V$ , $V_{GS} = -8 V$	-	_	50	_	-	50	μ <b>Α</b>
*	Gate-to-Source Cutoff	Voltage	V <sub>GS</sub> (off)	$V_{DS}$ = 15 V, $I_D$ = 50 $\mu$ A	-0.5	-3	-8	-0.5	-3	-8	٧
*	Forward Transconduct	ance	gfs	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 1 kHz	5,000	7,500	12,000	5,000	7,500	12,000	$\mu$ mho
*	Drain-to-Source Chann	el Resistance	LD2(ou)	$V_{DS} = 0$ , $V_{GS} = 0$ , $f = 1 \text{kHz}$	_	200	-	-	200	_	Ω
*	Small-Signal Short-Cir Reverse Transfer Ca		C <sub>rss</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 0.1 to 1MHz	0.15	0.25	0.35	0.12	0.25	0.38	pF
*	Small-Signal Short-Cir	cuit Input Capacitance	C <sub>iss</sub>	$V_{DS} = 15 \text{ V, } I_{D} = 5 \text{ mA, } f = 0.1 \text{ to } 1 \text{ MHz}$	-	5.5	7	-	5.5	7	pF
*	Input Admittance Forward Transfer Adm Output Admittance	i ttance	Y <sub>is</sub> Y <sub>ss</sub> Y <sub>os</sub>	Common-Source Configuration $f = 200  \text{MHz}$ $V_{\text{OS}} = 15  \text{Volts}$ $I_{\text{D}} = 5  \text{mA}$	-	0.4 + J7 7 - J2 .28 + J1	-	1 1 1		- - -	mmho mmho mmho
*	Maximum Available I Insertion Power Gain See Fig. 1	Power Gain (Fixed Neutralization)	MAG G <sub>PS</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 200 MHz	13.5	21	-	1 1	- 1	-	dB dB
	Power Gain (Conversi (See Fig. 3)	on	GPS(c)	$V_{DS}$ = 15 V, $I_{D}$ = 1 mA, $f_{in}$ = 200 MHz $f_{out}$ = 30 MHz	-	-	1	10	13.5	-	dB
	Noise Figure (See Fig	. 1 & 2)	NF	$V_{DS} = 15 \text{ V}, I_D = 5 \text{ mA}, f = 200 \text{ MHz}$	-	3.5	5	-	-	-	-

<sup>\*</sup>Inaccordance with JEDEC Registration Data Format JS9-RDF-11B.

AThree-Terminal Measurement: Source Returned to Guard Terminal.



- $\mathbf{C_{1'}}, \mathbf{C_{2'}}$ : 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent
  - C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent
- $\rm C_4,\, C_5\colon 0.3\text{-}3$  pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent
  - $L_{\,1};~5$  turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from  $C_1$  end of winding
  - $L_2$ : Same as  $L_1$  except winding length approx. 0.7"; no tap.

Fig. 1 - Test circuit used to measure 200-MHz maximum usable power gain and noise figure for 3N128

3N128, 3N143 — File No. 309





Fig. 2-Noise figure measurement setup for 3N128

Fig. 3 - Conversion power gain test circuit for 3N143

## Typical Characteristics for Types 3N128 and 3N143



DRINT TEMPERATURE (T<sub>Q</sub>) = 25°C

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15


ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 15

ORAIN-TO-SOURCE VOLTS (V<sub>QS</sub>) = 1

Fig. 4 - Drain current vs. drain-to-source voltage

Fig. 5 - Drain current vs. gate-to-source voltage (VGS)

Typical Y-Parameters for Types 3N128 and 3N143








Fig. 7 - Forward transconductance vs. drain current

## Typical Y-Parameters for Types 3N128 and 3N143




Fig. 8 - Input admittance vs. drain current




Fig. 10 - Reverse transadmittance vs. drain current




Fig. 12 - Forward transadmittance vs. drain current




Fig. 9 - Input admittance vs. drain-to-source voltage




Fig. 11 - Reverse transadmittance vs. drain-to-source voltage




Fig. 13 - Forward transadmittance vs. drain-to-source voltage

3N128, 3N143 File No. 309

## Typical Characteristics for Types 3N128 and 3N143




Fig. 14 - Output admittance vs. drain current

### **OPERATING CONSIDERATIONS**

The flexible leads of the 3N128 and 3N143 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent danage to the device.

### **TERMINAL DIAGRAM**



- 1 Drain
- 2 Source
- 3 Insulated Gate
- 4 Bulk (Substrate) and Case





Fig. 15 - Output admittance vs. drain-to-source voltage

## DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated

**Note 2:** The specified lead diameter applies in the zone between 0.050"(1.27 mm) and 0.250"(6.35 mm) to the end of the lead a maximum diameter of 0.021"(0.533 mm) is held. Outside of these zones the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019"(0.482 mm) at a gauging plane of 0.054"(1.372 mm) + 0.001"(0.025 mm) -0.000"(0.000 mm) below seating plane shall be within 0.007"(0.188 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.



## **MOS Field-Effect Transistors**

3N138

## Applications


- Servo Amplifiers
- Telemetry Amplifiers
- Computer Operational Amplifiers
- Sampling Circuits
- Electrometer Amplifiers

### **Features**

- excellent thermal stability
- zero inherent offset voltage
- low leakage current: 10 pA max.
- low "on" resistance  $r_{\rm DS}$ (on) = 240 $\Omega$  typ. ( $V_{\rm GS}$  = 0V)
- high "off" resistance -
- $R_{\rm ps}({\rm off}) = 10^{10} \Omega$  typ. low feedback capacitance —
  - $C_{rss} = 0.18pF$  typ.
- low input capacitance - $C_{iss} = 3pF typ.$


# SILICON INSULATED-GATE FIELD-EFFECT TRANSISTOR

# N-Channel Depletion Type





in Industrial Instrumentation and Control Circuits



The insulated gate provides a very high value of input resistance (1014 ohms typ.) which is relatively insensitive to temperature and is independent of gate-bias conditions (positive, negative, or zero bias). The 3N138 also features extremely low feedthrough capacitance (0.18pF typ.) and zero inherent offset voltage.

The 3N138 is hermetically sealed in the JEDEC TO-72 package and features a gate metallization that covers the entire source-to-drain channel.

## Maximum Ratings, Absolute-Maximum Values:

• .			
(Substrate connected to source unless	ss otherw	ise specifi	ed)
DRAIN-TO-SOURCE VOLTAGE, VDS	+35 max		v
$\begin{array}{c} DRAIN-TO-SUBSTRATE \\ VOLTAGE,\ V_{DB} \end{array}$	+35, -0.3	max.	v
SOURCE-TO-SUBSTRATE VOLTAGE, V <sub>SB</sub>	+35, -0.3	3 max.	v
DC GATE-TO-SOURCE VOLTAGE, V <sub>GS</sub>	±10 max	ζ,	v
PEAK GATE-TO-SOURCE VOLTAGE, V <sub>GS</sub>	± 14 max	۲,	v
PEAK VOLTAGE, GATE-TO-ALL OTHER TERMINALS: VGS, VGD,			
V <sub>GB</sub> , non-repetitive	± 45 max	ζ.	V
DRAIN CURRENT, I <sub>D</sub> (Pulse duration			
20 ms, duty factor $\leq 0.10$ )		50 max.	mΑ
TRANSISTOR DISSIPATION, PT: At ambient temperatures up to 25°C.		330 max. 1	
above 25°C De	rate linearl	y at 2.2 mV	//°C
AMBIENT TEMPERATURE			
RANGE: Storage	-65 to +	150	°C
Operating	-65  to  +	125	$^{\circ}_{\circ}^{\mathrm{C}}$
LEAD TEMPERATURE			
(During Soldering):			
At distances ≥ 1/32" to seating surface for 10 seconds max.	265 may		°C
race for to seconds max.	400 max		0

ELECTRICAL CHARACTERISTICS, at  $T_A=25^\circ$  C, Unless Otherwise Specified. Substrate Connected to Source.

CHARACTERISTICS	SYMBOLS	SYMBOLS TEST CONDITIONS		LIMITS Type 3N138			
			Min.	Тур.	Max.	-	
Gate-Leakage Current	I <sub>GSS</sub>	$\begin{array}{c} V_{\rm GS} = \pm 10, V_{\rm DS} = 0, T_{\rm A} = 25^{\circ} \text{C} \\ V_{\rm GS} = \pm 10, V_{\rm DS} = 0, T_{\rm A} = 125^{\circ} \text{C} \end{array}$		0.1 20	10 200	pA pA	
Drain-to-Source "ON" Resistance	r <sub>DS</sub> (on)	$\begin{array}{c} V_{\rm GS} = 0, V_{\rm DS} = 0, f = 1 \text{ KHz}, T_{\rm A} = 25^{\circ}\text{C} \\ V_{\rm GS} = +10, V_{\rm DS} = 0, f = 1 \text{ KHz}, T_{\rm A} = 25^{\circ}\text{C} \\ V_{\rm GS} = 0, V_{\rm DS} = 0, f = 1 \text{ KHz}, T_{\rm A} = 125^{\circ}\text{C} \end{array}$	=	240 135 350	350 — —	$\Omega$ $\Omega$	
Drain-to-Source "OFF" Resistance	R <sub>DS</sub> (off)	$V_{GS} = -10, V_{DS} = +1$	2 × 10 <sup>8</sup>	1010	-	Ω	
Drain-to-Source Cutoff Current	I <sub>D</sub> (off)	$\begin{array}{c} V_{\rm GS} = -10, V_{\rm DS} = +1, T_{\rm A} = 25^{\circ}{\rm C} \\ V_{\rm GS} = -10, V_{\rm DS} = +1, T_{\rm A} = 125^{\circ}{\rm C} \end{array}$		0.01 0.01	5 0.5	nA μA	
Small-Signal, Short-Circuit, Reverse Transfer Capacitance	$C_{rss}$	$\label{eq:VGS} V_{\mathrm{GS}} = -10, V_{\mathrm{DS}} = 0,  f = 1 \; MHz$	-	0.25	0.4	pF	
Small-Signal, Short-Circuit, Input Capacitance	Ciss	$\mbox{V}_{\rm GS} = -10, \mbox{V}_{\rm DS} = 0, \mbox{ f} = 1 \mbox{ MHz}$	_	3	5	pF	
Zero-Gate-Bias Forward Transconductance	grs	$V_{\rm DS} = 12$ , $I_{\rm D} = 5  {\rm mA}$		6000	_	μmho	
Offset Voltage	Vo	$V_{\rm GS} = \pm 10, V_{\rm DS} = 0$	_	0*	-	٧	

<sup>\*</sup> In measurements of Offset Voltage, thermocouple effects and contact potentials in the measurement setup may cause erroneous readings of 1 microvolt or more. These errors may be minimized by the use of solder having a low thermal e.m.f., such as Leeds & Northrup No. 107-1.0.1, or equivalent.

## **OPERATING CONSIDERATIONS**

The flexible leads of the 3N138 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the device against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the device.




Fig. 1 - Drain Current vs Gate-to-Source Voltage




Fig. 2 - Low-Level Drain Current vs Drain-to-Source Voltage




Fig. 3 — Drain-to-Source Static Resistance vs Gate-to-Source Voltage




Fig. 4 - 1 KHz forward transconductance vs drain current




Fig. 5 - Drain Current vs Drain Voltage





Fig. 6 - Drain Current vs Gate-to-Source Voltage

#### DIMENSIONAL OUTLINE JEDEC TO-72



#### Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019 "  $(0.482 \, \text{mm})$  at a gauging plane of 0.054"  $(1.372 \, \text{mm}) + 0.001$ "  $(0.025 \, \text{mm}) - 0.000$ "  $(0.000 \, \text{mm})$  below seating plane shall be within 0.007"  $(0.177 \, \text{mm})$  of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

#### TERMINAL DIAGRAM



- 1 Drain
- 2 Source
- 3 Insulated Gate
- 4 Bulk (Substrate) and Case



3N139

RCA  $3N139^+$  is a silicon, insulated-gate field-effect transistor of the N-channel depletion type, utilizing the MOS\* construction. It is a general purpose transistor especially suited for audio, video, and rf applications, and for wide-band amplifier designs. The insulated gate provides a very high input resistance  $(10^{14}~\Omega~typ.)$  which is relatively insensitive to temperature and is independent of gate-bias conditions (positive, negative, or zero bias). The 3N139 also has a high transconductance, a low value of input capacitance (3~pF~typ.), and a very low feedback capacitance (0.19~pF~typ.).

The 3N139 is hermetically sealed in the standard 4-lead JEDEC TO-72 package.

#### Maximum Ratings, Absolute-Maximum Values:

maximom varingo, vice orace maximom variaes.	
DRAIN-TO-SOURCE VOLTAGE, V <sub>DS</sub> +35 max.	V
DRAIN-TO-SUBSTRATE VOLTAGE, V <sub>DB</sub> +35, -0.3 max.	V
SOURCE-TO-SUBSTRATE	
VOLTAGE, V <sub>SB</sub>	V
DC GATE-TO-SOURCE VOLTAGE, V <sub>GS</sub> . ±10 max.	V
PEAK GATE-TO-SOURCE VOLTAGE, VGS ±14 max.	V
PEAK VOLTAGE, GATE-TO-ALL OTHER	
TERMINALS; V <sub>GS</sub> , V <sub>GD</sub> , V <sub>GB</sub> , non-	v
DRAIN CURRENT, I <sub>D</sub> 50 max.	mΑ
TRANSISTOR DISSIPATION, PT:	
At ambient temperatures up to 25°C 330	$\mathbf{m}\mathbf{W}$
above 25°C Derate linearly at 2.2 mW	/°C
AMBIENT TEMPERATURE RANGE:	
Storage	$^{\rm o}{ m C}$
Operating65 to +175	$^{\circ}$ C
Operating65 to +175  LEAD TEMPERATURE (During Soldering):	°C
\ \	°C

# SILICON MOS TRANSISTOR

For Audio, Video, and RF Amplifier Applications



- in Military Communications, JEDEC Instrumentation, & Navigation Equipment
- in Mobile and Fixed Communication Equipment
- in Industrial Instrumentation and Control Circuits


#### **FEATURES**

- high input resistance  $R_{GS} = 10^{14} \Omega$  typ.
- low input capacitance
  Ciss = 3 pF typ.
- •low feed back|capacitance

  C<sub>rss</sub> = 0.2 pF typ.
- low gate leakage current
   I<sub>GSS</sub> = 0.1 nA typ.
- ●high drain-to-source voltage: +35 max. V

ELECTRICAL CHARACTERISTICS, at  $T_A=25^{\circ}$  C Unless Otherwise Specified. Bulk (Substrate) Connected to Source

			TEST COND	ITIONS					
CHARACTERISTICS	SYMBOLS	FREQUENCY	DC DRAIN-TO- SOURCE VOLTAGE	DC GATE-TO- SOURCE VOLTAGE	DC DRAIN CURRENT	LIMI		LIMITS	
		f	Voltade	Vollade	$l_{ m D}$				1
		MHz	٧	٧	mA	Min.	Тур.	Max.	
Drain-to-Source Cutoff Current	I <sub>D</sub> (off)		15	-8		_		50	μА
Zero-Bias Drain Current*	I <sub>DSS</sub>		15	0		5	15	25	mA
Gate Reverse Current	I <sub>GSS</sub>	$T_A = 25^{\circ}C$	0	±10		-	_	1	nA
		$T_A = 100^{\circ}C$	0	±10		_	-	100	nA
Gate-to-Source Cutoff Voltage	V <sub>GS</sub> (off)		15		0.05	-2	4	6	V
Small-Signal, Short-Circuit Reverse-Transfer Capacitance (Drain-to-Gate)	Crss	1	15		5	0.05	0.2	0.4	pF
Input Resistance	r <sub>is</sub>	100	15		5		12	_	kΩ
Input Capacitance	Ciss	100	15		5	_	3	10	pF
Output Resistance	Гом	100	15		5		, 6	-	kΩ
Output Capacitance	Coss	100	15		5	_	1.4	_	pF
Forward Transconductance	g <sub>fs</sub>	1 kHz	15		5		5	_	mmho



25 50 75 100 125 150 0 5 10 DRAIN MILLIAMPERES
FREQUENCY (f) — MHz
92CS—19725

PRAIN-TO-SOURCE VOLTS 15
FREGUENCY 100 MHS
SUBSTRY TE ROWNED
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMBIENT TEMPERATURE (T<sub>A</sub>) = 25°C
O AMB

Fig. 1 — Reverse Transadmittance vs Frequency

Fig. 2 — Reverse Transadmittance vs Drain Current




Fig. 3 — Reverse Transadmittance vs Drain-Source Voltage




Fig. 4 - Input Admittance vs Frequency




Fig. 5 — Input Admittance vs Drain-Source Voltage




Fig. 6 - Input Admittance vs Drain Current




Fig. 7 — Output Conductance vs Frequency




Fig. 8 - Output Admittance vs Drain-Source Voltage




Fig. 9 - Output Admittance vs Drain Current




Fig. 10 - Forward Transadmittance vs Drain-Source Voltage




Fig. 11 - Forward Transadmittance vs Drain Current




Fig. 12 - Forward Transadmittance vs Frequency




Fig. 13 - Drain Current vs Drain Voltage




Fig. 14 - Drain Current vs Gate-to-Source Voltage




Fig. 15 – 1 KHz forward transconductance vs drain current





Fig. 16 – 1 KHz forward transconductance vs gate-to-source voltage

# DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

#### **NEW TERMINAL ARRANGEMENT**




- 1 Drain
- 2 Source
- 3 Insulated Gate
- 4 Bulk (Substrate) and Case



N-Channel Depletion Type

3N142



# Silicon MOS Transistor

For Industrial and Military Applications to 175 MHz

#### Applications

- RF amplifier, Mixer, and Oscillator in: CB and Mobile Communication Receivers Aircraft and Marine Receivers **CATV** and **MATV** Equipment
- Industrial Control Circuits
- Variable Attenuators
- Current Limiters
- Instrumentation Equipment
- High-Impedance Timing Circuits

The-3N142 is a silicon, insulated-gate field-effect transistor of the N-channel depletion type utilizing the MOS<sup>■</sup> construction.

The-3N142 is intended primarily for use as the rf amplifier in FM receivers and general amplifier applications at frequencies up to 175 MHz.

The wide dynamic range of the 3N142 reduces crossmodulation effects in AM receivers and minimizes the generation of spurious responses in FM receivers.

Metal-Oxide-Semiconductor

\* DRAIN-TO-SOURCE

#### VOLTAGE, VDS .....+20 \*DRAIN-TO-GATE VOLTAGE, VDG ..... +20 \* GATE-TO-SOURCE VOLTAGE, VGS: Continuous . . . . . . . . . . . . . . +1 to -8 v \*DRAIN CURRENT, ID ..... 50 mA

Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^{\circ} C$ 

\*TRANSISTOR DISSIPATION, PT: At ambient \( \) up to 25°C \( \)..... \( 330 \) mW temperatures \( \) above 25°C \( \)..... \( \) Derate at \( 2.2 \) mW/°C

\*AMBIENT TEMPERATURE RANGE:

> Storage . . . . . . . . . . . . . . . -65 to +175 °C  $^{\circ}\mathrm{C}$ Operating . . . . . . . . . . . . . . . . -65 to +175

#### Performance Features

- Large dynamic range
- Enhanced signal-handling capability for low cross-modulation
- Dual-polarity gate permits positive and negative swing without degradation of input impedance
- Reduced spurious responses in FM receivers
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability for critical oscillator designs

#### Device Features

- High input resistance 1000 megohms
- Low feedback capacitance 0.35 pF max.
- Low noise figure 2.5 dB typ.
- High useful power gain neutralized - 16 dB min. at 100 MHz
- Hermetically sealed TO 72 metal package

\* LEAD TEMPERATURE

(During Soldering):

At distances ≥ 1/32" from seating surface for 10 seconds max. . . . . 265

 $^{\circ}C$ 


<sup>\*</sup> In accordance with JEDEC Registration Data Format JS-9

## ELECTRICAL CHARACTERISTICS: (At TA = 25° C)

Measured with Substrate Connected to Source Unless Otherwise Specified.

	CHARACTERISTICS	SYMBOLS	CONDITIONS		LIMITS		UNITS
				Min. Typ.		Max.	103
*	Gate Leakage Current	1 <sub>GSS</sub>	VDS = 0, VGS = -8 V, TA = 25° C VDS = 0, VGS = -8 V, TA = 125° C VDS = 0, VGS = +1, TA = 25° C VDS = 0, VGS = +1, TA = 125° C	-	0.0001	1 200 1 200	n A nA nA nA
*	Zero-Bias Drain Current**	IDSS	VDS = 15 V, VGS = 0	5	15	25	m A
*	Drain-to-Source Cutoff Current	ID(off)	VDS = 20 V, VGS = -8 V	-		50	μΑ
*	Gate-to-Source Cutoff Voltage	V <sub>GS</sub> (off)	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 50 μ A	-0.5	-3	-8	٧
*	Forward Transconductance	gfs	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 1 kHz	5000	7500	12,000	$\mu$ mho
*	Drain-to-Source Channel Resistance	rD3(on)	$V_{DS} = 0$ , $V_{GS} = 0$ , $f = 1 \text{ kHz}$	-	200	-	Ω
*	Small-Signal Short-Circuit Reverse Transfer Capacitance <sup>‡</sup>	Crss	VDS = 15 V, ID = 5 mA, f = 0.1 to 1 MHz	0.10	0.22	0.35	pF
*	Small-Signal Short-Circuit Input Capacitance	Ciss	$V_{DS} = 15 \text{ V}, I_D = 5 \text{ mA}, f = 0.1 \text{ to } 1 \text{ MHz}$	-	5.5	7	pF
*	Input Admittance	Yis	Common Source Configuration f = 100 MHz	-	0.155+J3.	45 -	mmho
*	Forward Transfer Admittance	Y <sub>fs</sub>	V <sub>DS</sub> = 15V	•	7.5-J0.	9 -	mmho
*	Output Admittance	Yos	$I_D = 5 \text{ mA}$	-	0.21 + J0.	9 -	mmho
*	Maximum Available Power Gain Maximum Usable Power Gain	MAG		-	26	•	dB
	(Fixed Neutralization)	MUG	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 100 MHz		17		u.b
*	Insertion Power Gain** (Fixed Neutralization)	Gps	402 - 13 4, ID - 3 IIIM, I - 100 MILIS				dB
*	Noise Figure**	NF	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 100 MHz	•	2.5	4	dB

<sup>\*</sup> In accordance with JEDEC Registration Data Format JS-9 RDF-11B ‡ Three-Terminal Measurement: Source Returned to Guard Terminal \*\*See Fig. 1



T<sub>1</sub> N<sub>1</sub> = 6 Turns#20 Tinned Copper Wire; ¼" I.D. ½" Long  $Q_0 = 205, N_1/N_2 = 4.85$ 

Fig. 1 - Test Set Up for 100 MHz Insertion Power Gain and Noise Figure

T<sub>2</sub> N<sub>1</sub> + N<sub>4</sub> = 6% Turns#20 Tinned Copper Wire %" I.D. 9/16 Long  $Q_0 = 190 N_1/N_2 = 1.9 N_1/N_3 = 12.3 N_1/N_4 = 8$ 

 $<sup>\</sup>begin{array}{lll} C_1 = & 10 \ pF \ Variable \ Air \ Capacitor \ (Hammarlund \ Mac-10 \ or \ Equivalent) \\ C_2 = & 5 \ pF \ Variable \ Air \ Capacitor \ (Hammarlund \ Mac-5 \ or \ Equivalent) \\ C_3 = & 0.7^{-3} \ pF \ Piston-Type \ Variable \ Air \ Capacitor \ (Erie \ 535C \ or \ Equivalent) \\ Q = & 3N142 \end{array}$ 

#### TYPICAL CHARACTERISTICS




Fig. 2 - Drain Current vs Drain-to-Source Voltage.




Fig. 3 - Drain Current vs Gate-to-Source Voltage (Vas).




Fig. 4 - Forward Transconductance vs Gate Bias Voltage.




Fig. 5 - Forward Transconductance vs Drain Current.

#### TYPICAL y PARAMETER CHARACTERISTICS




Fig. 6 - Input Admittance vs. Drain-to-Source Voltage




Fig. 7 - Input Admittance vs. Drain Current

#### TYPICAL y PARAMETER CHARACTERISTICS (Cont'd)




Fig. 8 - Input Admittance vs. Frequency




Fig. 10 - Output Admittance vs. Drain Current




Fig. 12 - Forward Transadmittance vs. Drain-to-Source Voltage




Fig. 9 - Output Admittance vs. Drain-to-Source Voltage




Fig. 11 - Output Admittance vs. Frequency




Fig. 13 - Forward Transadmittance vs. Drain Current

#### TYPICAL y PARAMETER CHARACTERISTICS




Fig. 14 - Forward Transadmittance vs. Frequency




Fig. 16 - Reverse Transadmittance vs. Drain Current




Fig.: 15 - Reverse Transadmittance vs. Drain-to-Source Voltage





Fig. 17 - Reverse Transadmittance vs. Frequency

#### DIMENSIONAL OUTLINE TO-104



#### DIMENSIONS IN INCHES AND MILLIMETERS

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050 " (1.27 mm) and 0.250 "(6.35 mm) from the seating plane. From 0.250 "(6.35 mm) to the end of the lead a maximum diameter of 0.021 "(0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leadshaving a maximum diameter of 0.019 " (0.482 mm) at a gauging plane of 0.054 "(1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximidth of tab.

Note 4: Measured from actual maximum diameter.

#### TERMINAL DIAGRAM



LEAD 1 - DRAIN


LEAD 2 - SOURCE

LEAD 3 - INSULATED GATE

LEAD 4 - BULK (SUBSTRATE) AND CASE



3N152



# Silicon MOS Transistor

For Low-Noise RF Applications in Military & Industrial VHF Communications Equipment Operating up to 250 MHz

RCA-3N152 is an N-channel depletion-type silicon insulated gate field-effect transistor utilizing the MOS<sup>®</sup> construction. It is intended primarily for VHF amplifier applications up to 250 MHz in military and industrial equipment.

Because of its improved transfer characteristic and exceptionally wide dynamic range, the 3N152 with the substrate in the reversed bias mode can provide substantially better cross-modulation performance in linear amplifier applications than conventional bipolar transistors. The insulated gate with its extremely low reverse (leakage) current eliminates the problem of diode-current loading of the input circuit under strong input conditions, which is common to junction-type FET's. These features in addition to low feedback capacitance permit the design of circuits providing superior high-frequency operation and high gain without neutralization. The 3N152 utilizes full-gate construction and is hermetically sealed in a JEDEC TO-72 metal package.

Metal-Oxide-Semiconductor.

Maximum Ratings, Absolute-Maximum Values at TA	= 25°C:	
* DRAIN-TO-SOURCE VOLTAGE, VDS	+20 max.	v
*DRAIN-TO-GATE VOLTAGE, VDG	+20	v
* GATE-TO-SOURCE VOLTAGE, VGS:		
* CONTINUOUS (dc)	+1, -8 max.	V
* PEAK ac	±15 max.	V
* DRAIN CURRENT, ID	50 max.	mΑ
TRANSISTOR DISSIPATION:		
At ambient up to 25°C	330 max.	mW
temperatures above 25°C der	ate at 2.2 mV	V/°C
* AMBIENT TEMPERATURE RANGE:		
Storage	-65 to +17	
Operating	-65 to +17	5 °C
* LEAD TEMPERATURE (During Soldering):		
At distances not closer than 1/32 inch to		
seating surface for 10 seconds maximum	265 max.	°C
*In accordance with Jedec Registration Data Format J	S-9 RDF 11-1	3.

#### **Features**

- Low gate leakage current I<sub>GSS</sub> = 0.1 pA typ.
- Low feedback capacitance —
   C<sub>rss</sub> = 0.25 pF typ.
- High forward transconductance gfs = 7500 μmho typ.
- High vhf power gain —
   G<sub>PS</sub> = 16 dB typ. at 200 MHz
- Low vhf noise figure —
   NF = 2.5 dB typ. at 200 MHz
- Exceptionally good cross-modulation characteristics

#### Performance


- Large dynamic range
- Greatly reduced spurious responses
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior cross-modulation performance and greater dynamic range than bipolar transistors

#### ELECTRICAL CHARACTERISTICS, at TA = 25°C

Measured with Substrate Connected to Source Unless Otherwise Specified

					rs		
CHARACTERISTICS	SYMBOLS	CONDITIONS		3N 15	2	UNITS	
	Tonio Tonio		Min.	Тур.	Max.	ONTIS	
Gate Leakage Current	l ,	$V_{DS} = 0$ , $V_{GS} = -8V$ , $T_{A} = 25^{\circ}C$		0.0001	1 .	ņΑ	
	GSS	V <sub>DS</sub> = 0, V <sub>GS</sub> = -8 V, T <sub>A</sub> = 125°C		-	200	n A	
Zero-Bias Drain Current	DSS	$V_{DS} = 15 \ V, V_{GS} = 0$	5	15	30	m.A	
Drain-to-Source Cutoff Current	I <sub>D</sub> (off)	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = -8V	•-	-	50	μΔ	
Gate-to-Source Cutoff Voltage	V <sub>GS</sub> (off)	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 50 μA	-0.5	-3	-8	V	
Forward Transconductance	9fs	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 1 kHz	5000	7500	12,000	μmho	
Drain-to-Source Channel Resistance	rDS <sup>(on)</sup>	V <sub>DS</sub> = 0, V <sub>GS</sub> = 0, f = 1 kHz	-	200		5	
Small-Signal Short-Circuit Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 0.1 to 1 MHz	0.15	0.25	0.35	pF	
Small-Signal Short-Circuit Input Capacitance	Ciss	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 0.1 to 1 MHz	-	5.5	7	pF	
Input Admittance	Yis	Common Source Configuration f = 200 MHz		0.4 + J7.3	-	mmho	
Forward Transfer Admittance	Yfs	V <sub>DS</sub> = 15 V,	-	7-J2		mmho	
Output Admittance	Yos	1 <sub>D</sub> = 5 mA		0.28 + J1.8	-	mmho	
Power Gain Maximum Available Gain	MAG			21		dE	
Insertion Power Gain (Fixed Neutralization) see Fig.1	GPS	$V_{DS} = 15 \text{ V}, I_D = 5 \text{ mA, f} = 200 \text{ MHz}$	14.5	16	-	dE	
Noise Figure (see Figs. 1 & 2)	NF	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 200 MHz	-	2.5	3.5	dB	

- ▲ Three-Terminal Measurement: Source Returned to Guard Terminal.
- \* In accordance with Jedec Registration Data Format JS-9 RDF-11B.



- C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent
  - C3: 1-10 pF piston type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent
- C<sub>4</sub>, C<sub>5</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent
  - L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding
  - L2: Same as L1 except winding length approx. 0.7"; no tap

Fig. 1 - Test circuit used to measure 200-MHz maximum usable power gain and noise Figure.




Fig. 2 - Noise figure measurement setup.

#### **TEST SETUP AND TYPICAL CHARACTERISTICS**




Fig. 3 - Drain Current vs Drain-to-Source Voltage.




Fig. 4 - Drain Current vs Gate-to-Source Voltage .




Fig. 5 - Forward Transconductance vs Gate Bias Voltage.




Fig. 7 - Input Admittance vs Drain Current.




Fig. 6 - Forward Transconductance vs Drain Current.




Fig. 8 - Input Admittance vs Drain-to-Source Voltage.

#### TYPICAL 200 MHz COMMON-SOURCE ADMITTANCE (Y) COMPONENTS




Fig. 9 - Reverse Transadmittance vs Drain Current.




Fig. 10 - Reverse Transadmittance vs Drain-to-Source Voltage.




Fig. 11 - Forward Transadmittance vs Drain Current.




Fig. 12 - Forward Transadmittance vs Drain-to-Source Voltage.




Fig. 13 - Output Admittance vs Drain Current.




Fig. 14 - Output Admittance vs Drain-to-Source Voltage.




Fig. 15 - Input Admittance vs Frequency.




Fig. 17 - Forward Transadmittance vs Frequency.

# COMMON-SOURCE CIRCUIT SOURCE AND SUBSTRATE GROUNDED SOURCE AND SUBSTRATE GROUNDED AND SUBST

Fig. 16 - Reverse Transadmittance vs Frequency.





Fig. 18 - Output Admittance vs Frequency.

#### DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050"(1.27 mm) and 0.250"(6.35 mm) to the end of the lead a maximum diameter of 0.021"(0.533 mm) is held. Outside of these zones the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of  $0.019''(0.482 \, \text{mm})$  at a gauging plane of  $0.054''(1.372 \, \text{mm}) + 0.001''(0.025 \, \text{mm}) - 0.000''(0.000 \, \text{mm})$  below seating plane shall be within  $0.007''(0.188 \, \text{mm})$  of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.



3N153

RCA 3N153 is a silicon, insulated-gate field-effect transistor of the N-channel depletion type, utilizing the MOS\* construction. It is intended primarily for critical chopper and multiplex applications up to 60 MHz.

The insulated gate provides a very high value of input resistance ( $10^{10}$  ohms typ) which is relatively insensitive to temperature and is independent of gate-bias conditions (positive, negative, or zero bias). The 3N153 also features extremely low feedback capacitance (0.34 pF typ) and virtually zero inherent offset voltage.

This transistor features a Terminal Arrangement in which the gate and source connections are interchanged to provide maximum isolation between the output (drain) and the input (gate) terminals. Although this new basing configuration does not appreciably change the measured device feedback capacitance, it permits the use of external inter-terminal shields to reduce the feedback due to external capacitances, particularly on printed circuit boards. This feature makes it possible to minimize feedthrough capacitance.

The 3N153 is hermetically sealed in the JEDEC TO-72 package and features a gate metallization that covers the entire source-to-drain channel.

- Formerly Dev. No. TA7352
- \* Metal-Oxide-Semiconductor

#### Maximum Ratings, Absolute-Maximum Values:

maximom Narings, Apsorate-maximom vara	es.		
(Substrate connected to source unless of	therwise	specifie	ed)
DRAIN-TO-SOURCE VOLTAGE, VDS	+20	max.	V
DRAIN-TO-SUBSTRATE VOLTAGE, VDB.	+20, -0	.3 max.	V
SOURCE-TO-SUBSTRATE VOLTAGE, V <sub>SB</sub>	+20, -0	.3 max.	v
DC GATE-TO-SOURÇE VOLTAGE, VGS.	+6, -8	max.	V
PEAK GATE-TO-SOURCE VOLTAGE, v <sub>GS</sub>	±14	max.	v
DRAIN CURRENT, ID (Pulse duration 20 ms, duty factor $\leq 0.10$ )	50	max.	mA
TRANSISTOR DISSIPATION, PT:			
At ambient temperatures from -65 to +25°C	400	max.	mW
above 25°C derate lin	early at	2.67 mW	∕°C
AMBIENT TEMPERATURE RANGE:			
Storage	-65 to	+175	$^{\rm o}{ m C}$
Operating	-65 to	+175	$^{\rm o}{ m C}$
LEAD TEMPERATURE (During soldering):			
At distance $\frac{1}{2}$ 1/32 to seating surface for 10 seconds max	265	max.	°C

# SILICON INSULATED GATE FIELD-EFFECT TRANSISTOR



JEDEC TO-72

N-Channel Depletion Type
For Chopper and Multiplex Service
In Communications, Navigation,
and Instrumentation Equipment
and in Industrial Control Circuits

#### **APPLICATIONS**

- Choppers
- Multiplexers
- Servo Amplifiers
- Computer Operational Amplifiers
- Sampling Circuits
- Electrometer Amplifiers

#### **FEATURES**

- excellent thermal stability
- virtually zero inherent offset voltage
- low leakage current: 50 pA max.
- low "on" resistance  $r_{DS(on)} = 200 \Omega$  typ.
- high "off" resistance  $-R_{DS(off)} = 10^{10} \Omega$  typ.
- low feedback capacitance C<sub>rss</sub> = 0.34 pF typ.
- low input capacitance C<sub>iss</sub> = 6 pF typ.

#### ELECTRICAL CHARACTERISTICS, at TA = 25°C, Unless Otherwise Specified. Substrate Connected to Source.

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	-		UNITS	
OHARAGTERIOTIOS	TEST CONDITIONS		Min.	Тур.	Max.	
Gate-Leakage Current	l <sub>GSS</sub>	$V_{GS} = +6,-8V; V_{DS} = 0V; T_A = 25^{\circ}C$ $V_{GS} = +6,-8V; V_{DS} = 0V; T_A = 125^{\circ}C$		0.1	50 1	pA nA
Static Drain-to-Source ''ON'' Resistance	rDS(on)	V <sub>G</sub> S = 0V, V <sub>D</sub> S = 0V	-	200	300	Ω
Drain-to-Source ''OFF'' Resistance	R <sub>DS</sub> (off)	V <sub>G</sub> S = -8V, V <sub>D</sub> S = +1V	10 <sup>9</sup>	1010	-	Ω
Drain-to-Source Cutoff Current	I <sub>D</sub> (off)	V <sub>GS</sub> =-8V, V <sub>DS</sub> =+1V, T <sub>A</sub> = 25°C V <sub>GS</sub> =-8V, V <sub>DS</sub> =+1V, T <sub>A</sub> = 125°C	-	0.1 0.1	1	nA μA
Small-Signal, Short-Circuit, Reverse Transfer Capacitance	Crss	$V_{GS} = -8V$ , $V_{DS} = 0V$ , $f = 1$ MHz $V_{DS} = 15V$ , $I_{D} = 5$ mA, $f = 1$ MHz	-	0.34 <b>0.25</b>	0.5 <b>0.38</b>	pF pF
Small-Signal, Short-Circuit, Input Capacitance	C <sub>iss</sub>	$V_{GS} = -8V$ , $V_{DS} = 0V$ , $f = 1 MHz$	-	6	8	pF
Small-Signal, Drain-to-Source Capacitance	C <sub>ds</sub>	$V_{DS} = 0V$ , $V_{GS} = -8V$ , $f = 1$ MHz	-	-	3	pF
Zero-Gate-Bias Forward Transconductance	gfs	$V_{GS} = 0V, V_{DS} = +15V$		10,000	-	μmho
Offset Voltage	V <sub>o</sub>	$V_{GS} = +6,-8V; V_{DS} = 0V$	-	0*	-	٧

<sup>\*</sup> In measurements of Offset Voltage, thermocouple effects and contact potentials in the measurement setup may cause erroneous readings of 1 microvolt or more. These errors may be minimized by the use of solder having a low thermal e.m.f., such as Leeds & Northrup No.107-1.0.1, or equivalent.

#### **OPERATING CONSIDERATIONS**

The flexible leads of the 3N153 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the device against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the device.

#### TYPICAL CHARACTERISTICS




Fig.1 - Drain current vs. drain-to-source voltage.




Fig.2 - Low-level drain current vs. drain-to-source voltage.





Fig.3 - Drain-to-source static resistance vs. gate-to-source voltage.

#### DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between  $0.050^{\circ}$  (1.27 mm) and  $0.250^{\circ}$  (6.35 mm) from the seating plane. From  $0.250^{\circ}$  (6.35 mm) to the end of the lead a maximum diameter of  $0.021^{\circ}$  (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" ((1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.


#### TERMINAL DIAGRAM



- 1 Drain
- 2 Source
- 3 Insulated Gate
- 4 Bulk (Substrate) and Case



N-Channel Depletion Type 3N154



# Silicon MOS Transistor

For Critical Amplifier Applications in Military & Industrial VHF Communications Equipment Operating up to 250 MHz

#### Device Feature:

- Closely controlled IDSS − 10 to 25 mA
- Low gate leakage current !GSS = 0.1 pA typ.
- Low feedback capacitance C<sub>rss</sub> = 0.25 pF typ.
- High forward transconductance  $gf_s = 7500 \mu mho typ.$
- High vhf power gain − Gps = 16 dB typ. at 200 MHz
- Low vhf noise figure NF = 3.5 dB typ. at 200 MHz
- Exceptionally good cross-modulation characteristics

RCA 3N154 is an n-channel depletion-type silicon insulated-gate field-effect transistor utilizing the MOS<sup>®</sup> construction. It is intended primarily for vhf amplifier applications up to 250 MHz in military and industrial equipment.

Because of its improved transfer characteristic and exceptionally wide dynamic range, the 3N154 can provide substantially better crossmodulation performance in linear amplifier applications than conventional bipolar transistors. The extremely low gate leakage current eliminates diode-current loading of the input circuit under strong signal conditions, a problem which is common to junction-type FET's. These features, in addition to low feedback capacitance, permit the design of circuits providing superior high-frequency operation and high gain without neutralization. The 3N154 utilizes full-gate construction and is hermetically sealed in a JEDEC TO-72 metal package.

#### Performance Features

- Large dynamic range
- Greatly reduced spurious responses
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior cross-modulation performance and greater dynamic range than bipolar transistors

Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^{\circ}C$ : \*DRAIN-TO-SOURCE VOLTAGE,  $V_{DS}$ .... v \*DRAIN-TO-GATE VOLTAGE, VDG..... V \*GATE-TO-SOURCE VOLTAGE, VGS: CONTINUOUS (dc) . . . . . . . . . . . + 1, -8 V ν \*DRAIN CURRENT,  $I_D^{\blacktriangle}$ ..... mA\*TRANSISTOR DISSIPATION: At ambient ) up to 25°C . . . . . . . . . mW temperatures above 25°C.....derate at 2.2 mW/°C \*AMBIENT TEMPERATURE RANGE: Operating . . . . . . . . . . . . . . . . . -65 to +175 °C LEAD TEMPERATURE (During Soldering): At distances not closer than 1/32 inch to °C seating surface for 10 seconds maximum .

In accordance with JEDEC Registration Data Format JS9-RDF-11B

<sup>■</sup> Metal-Oxide-Semiconductor


#### ELECTRICAL CHARACTERISTICS: (At TA = 25° C)

Measured with Substrate Connected to Source Unless Otherwise Specified.

	CHARACTERISTICS	SYMBOLS	S CONDITIONS		LIMITS 3N154			UNITS				
				Min.	Тур.	Max.						
			$V_{DS} = 0$ , $V_{GS} = -8$ V, $T_{A} = 25^{\circ}$ C	-	0.0001	0.0		n A				
*	Gate Leakage Current	IGSS	$V_{DS} = 0$ , $V_{GS} = -8$ V, $T_{A} = 125^{\circ}$ C $V_{DS} = 0$ , $V_{GS} = +1$ , $T_{A} = 25^{\circ}$ C	-	0.0001	0.0 0.0		nA   nA				
			$V_{DS} = 0$ , $V_{GS} = +1$ , $T_A = 125^{\circ}$ C	-	-	5		nA				
.*	Zero-Bias Drain Current	IDSS	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0	10	10 15		5	mA				
	Drain-to-Source Cutoff Current	ID(off)	VDS = 20 V, VGS = -8 V	-	-	50	)	$\mu$ A.				
*	Gate-to-Source Cutoff Voltage	V <sub>GS</sub> (off)	$V_{DS}$ = 15 V, $I_{D}$ = 50 $\mu$ A	-0.5 -3		-0.5 -3		-8	}	٧		
	Forward Transsconductance	gfs	$V_{DS} = 15 \text{ V}, I_D = 5 \text{ mA}, f = 1 \text{ kHz}$	5000	5000 7500		5000 7500		5000 7500		000	$\mu$ mho
	Drain-to-Source Channel Resistance	rDS(on)	$V_{DS} = 0$ , $V_{GS} = 0$ , $f = 1 \text{ kHz}$	-	- 200			Ω				
*	Small-Signal Short-Circuit Reverse Transfer Capacitance	Crss	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 0.1 to 1 MHz	0.15	15 0.25		5	pF				
	Small-Signal Short-Circuit Input Capacitance A	Ciss	$V_{DS}$ = 15 V, $I_D$ = 5 mA, f = 0.1 to 1 MHz	•	5.5	7	٠	pF				
	Input Admittance	Yis	Common Source Configuration	-	0.4 + J7.3		-	mmho				
Ī	Forward Transfer Admittance	Yfs	f = 200 MHz, V <sub>DS</sub> = 15 V,	-	7 – J2		-	mmho				
	Output Admittance	Yos	I <sub>D</sub> = 5 mA	-	0.28 + J1.8	3	-	mmho				
	Maximum Available Power Gain	MAG	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 200 MHz	-	21			dB				
*	Insertion Power Gain (Fixed Neutralization) (see Fig. 1)	GPS	*US - 10 *, IU - 3 IIIA, I = 200 MHZ		16	-		dB				
*	Noise Figure (see Figs.1 & 2)	NF	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5 mA, f = 200 MHz		3.5	5		dB				

<sup>\*</sup> In Accordance with JEDEC Registration Data Format JS-9 RDF-11B

<sup>▲</sup> Three-Terminal Measurement: Source Returned to Guard Terminal



- C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent
  - C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent
- $\rm C_4, \, C_5; \,\, 0.3-3 \, pF$  piston-type variable air capacitor: Roanwell Type MH-13 or equivalent
  - Q = 3N154
  - L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding
  - L2: Same as L1 except winding length approx. 0.7"; no tap.

Fig. 1 - Test circuit used to measure 200-MHz maximum usable power gain and noise figure

#### **TEST SETUP AND TYPICAL CHARACTERISTICS**




Fig. 2 - Noise figure measurement setup




Fig. 4 - Drain current vs gate-to-source voltage




Fig. 6 - Forward transconductance vs drain current




Fig. 3 - Drain current vs drain-to-source voltage




Fig. 5 - Forward transconductance vs gate-to-source voltage




Fig. 7 - Input admittance vs drain current

#### TYPICAL 200 MHz COMMON-SOURCE ADMITTANCE (Y) COMPONENTS




Fig. 8 - Input admittance vs drain-to-source voltage




Fig. 10 - Reverse transadmittance vs drain-to-source voltage




Fig. 12 - Forward transadmittance vs drain-to-source- voltage




Fig. 9 - Reverse transadmittance vs drain current




Fig. 11 - Forward transadmittance vs drain current




Fig. 13 - Output admittance vs drain current

3N154 — File No. 335

#### TYPICAL ADMITTANCE CHARACTERISTICS (cont'd)





Fig. 14 - Output admittance vs drain-to-source voltage


#### **TERMINAL DIAGRAM**



#### **OPERATING CONSIDERATIONS**

The flexible leads of the 3N154 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the device.



Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.


Note 3: Leads having a maximum diameter of 0.019 "  $(0.482 \, \text{mm})$  at a gauging plane of 0.054"  $(1.372 \, \text{mm}) + 0.001$ "  $(0.025 \, \text{mm}) - 0.000$ "  $(0.000 \, \text{mm})$  below seating plane shall be within 0.007"  $(0.177 \, \text{mm})$  of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.



N-Channel Depletion Type

40467A



# **Silicon MOS Transistor**

For VHF Tuners and Other VHF Amplifier
Applications in Industrial & Commercial Electronic Equipment
Operating up to 220 MHz

#### Device Features:

- Low feedback capacitance C<sub>rss</sub> = 0.25 pF typ.
- High forward transconductance  $g_{fs} = 7500 \mu mho$  typ.
- High vhf power gain G<sub>PS</sub> = 16 dB typ at 200 MHz
- Low vhf noise figure NF = 3.5 dB typ at 200 MHz
- Exceptionally good cross-modulation characteristics

#### Performance Features:

- Large dynamic range
- Greatly reduced spurious responses
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior cross-modulation performance and greater dynamic range than bipolar transistors

RCA-40467A is an n-channel depletion-type silicon insulated-gate field-effect transistor utilizing the MOS construction. It is intended primarily for vhf-amplifier applications in industrial and commercial electronic equipment.

The 40467A is useful in vhf applications requiring devices capable of providing high useful power gains at frequencies up to approximately 220 MHz.

The 40467A features high forward transconductance, high dc gate-to-source resistance, and low feedback capacitance. Because of the improved transfer characteristic and increased dynamic range, the 40467A provides substantially better cross-modulation performance in linear-amplifier applications than conventional (bipolar) transistors and is free from diodecurrent loading, a problem that exists in junction type FET s. This device is hermetically sealed in the TO-72 metal case and utilizes full-gate construction.


Maximum Ratings, Absolute-Maximum Values at  $T_{\Lambda} = 25^{\circ}C$ : DRAIN-TO-SOURCE VOLTAGE, VDS . . . . . . ν DRAIN-TO-GATE VOLTAGE, V<sub>DG</sub>..... V GATE-TO-SOURCE VOLTAGE, VGS: v +1 -8 ± 15 v 50 DRAIN CURRENT, In m A TRANSISTOR DISSIPATION: At ambient \up to 25°C \dots..... temperatures above 25°C . . . . . . derate at 2.2 mW/°C AMBIENT TEMPERATURE RANGE: -65 to +175  $^{\mathrm{o}}\mathrm{C}$ -65 to +175 °C Operating ..... LEAD TEMPERATURE (During Soldering): At distances not closer than 1/32 inch to  $^{\rm o}{
m C}$ seating surface for 10 seconds maximum . . . 265

Metal-Oxide Semiconductor

## ELECTRICAL CHARACTERISTICS AT T<sub>C</sub> = 25°C WITH BULK (SUBSTRATE) CONNECTED TO SOURCE

		TEST	CONDITION	IS		LIMITS		
CHARACTERISTICS	SYMBOLS	FREQUENCY	DC DRAIN- TO- SOURCE VOLTAGE	DC DRAIN CURRENT		RCA 40467 <b>A</b>		UNITS
		MHz	v <sub>DS</sub>	<sup>I</sup> D mA	Min	т	Max.	
Gate-to-Source Cutoff Voltage	V <sub>GS</sub> (off)	WITZ	12	0.1	- WITT	Typ.	-8	V
date to control outern vertage	• 65(011)		.0				1	nA
Gate Leakage Current	I <sub>GSS</sub>		0	$V_{GS} = +1V$ $V_{GS} = -8V$		-	1	nA
Zero-Bias Drain Current	IDSS		$\begin{array}{c c} & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\$		5	15	30	m A
Small-Signal, Short-Circuit Forward Transconductance	gfs	1 KHz	15	5	4000	7500	-	$\mu$ mho
Small-Signal, Short-Circuit Reverse-Transfer Capacitance (Drain-to-Gate)	C <sub>rss</sub>	1	15	5	0.12	0.25	0.35	pF
Small Signal Short-Circuit Input Capacitance	C <sub>iss</sub>	1	15	5	-	5.5	-	pF
Input Admittance	Yis		ource Config	uration	-	0.4 + j7.3	-	
Forward Transfer Admittance	Yfs	f = 200 mI V <sub>DS</sub> = 15V				7 - J2	-	
Output Admittance	Yos	1 <sub>D</sub> = 5 mA			-	0.28 +J1.8	-	
Maximum Available Power Gain	MAG	200	15	5	-	21	-	dB
Maximum Usable Power Gain (unneutralized)	MUG	200	15	5		12	-	dB
Maximum Usable Power Gain (neutralization)	MUG	200	15	5	12	16	-	dB
Noise Figure	NF	200	15	5	-	3.5	5	dB

#### TYPICAL CHARACTERISTICS






Fig. 1 Fig. 2

#### TYPICAL ADMITTANCE CHARACTERISTICS




Fig. 3




Fig. 5




Fig. 7




Fig. 4




Fig. 6





Fig. 8

#### TYPICAL ADMITTANCE CHARACTERISTICS (cont'd)







Fig. 9

Fig. 10







Fig. 11

Fig. 12

#### DIMENSIONAL OUTLINE JEDEC TO-72



#### Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019 " (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

#### **TERMINAL DIAGRAM**



- 1 Drain
- 2 Source
- 3 Insulated Gate
- 4 Bulk (Substrate) and Case


#### **OPERATING CONSIDERATIONS**

The flexible leads of the 40467A are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.



40468A 40559A



# **MOS Silicon Transistors**

For RF Amplifier and Mixer Applications in FM and AM/FM Receivers

#### Device Features:

- high forward transconductance gfs = 7500 μmho typ. for 40468A
- low feedback capacitance -

c<sub>rss</sub> = 0.35 pF max. for 40468A 0.38 pF max. for 40559A

high useful power gains - neutralized - 17 dB typ.
 unneutralized - 14 dB typ.

• hermetically sealed in TO-72 metal package

RCA-40468A and 40559A are silicon insulated-gate field-effect transistors of the n-channel depletion type utilizing the MOS\* construction. They are intended primarily for use as the rf amplifier and mixer, respectively, in FM receivers covering the 88 to 108 MHz band, but can be used for general amplifier applications at frequencies up to 125 MHz. For circuit design and typical performance data refer to RCA Application Note AN3535 "An FM Tuner Using Single-Gate MOS Field-Effect Transistors as RF Amplifier and Mixer".

The wide dynamic range of these transistors reduces cross-modulation effects in AM receivers and minimizes the generation of spurious responses in FM receivers.

Operating as a neutralized amplifier at  $100\,\mathrm{MHz}$ , the  $40468\mathrm{A}$  can provide a power gain of  $17\,\mathrm{dB}$  (typ.). A power gain of  $14\,\mathrm{dB}$  (typ.) can be realized without neutralization.

#### Performance Features:

- reduced spurious responses in FM tuners
- reverse bias on substrate improves linearity
- reduced cross-modulation effects in AM receivers

Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^{\circ}C$ : DRAIN-TO-SOURCE VOLTAGE, VDS . . . . . v DRAIN-TO-GATE VOLTAGE, VDG ..... +20 GATE-TO-SOURCE VOLTAGE, VGS: v ± 15 ν DRAIN CURRENT, ID ....... 25 mΑ TRANSISTOR DISSIPATION: At ambient up to 25°C....... mW temperatures ∫ above 25°C . . . . . . . derate at 2.2 mW/°C AMBIENT TEMPERATURE RANGE: Storage . . . . . . . . . . . . . . . . . -65 to +175 °C Operating . . . . . . . . . . . . . . . -65 to +175  $^{\circ}C$ LEAD TEMPERATURE (During Soldering): At distances not closer than 1/32 inch to °C seating surface for 10 seconds maximum . 265

<sup>\*</sup> Metal-Oxide-Semiconductor.

ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C
With Bulk (Substrate) Connected to Source Unless Otherwise Specified

		TES	T CONDITI	ONS				LIN	IITS			
Characteristics	Symbols	Frequency f	DC Drain-to- Source VDS	Ι.	DC Drain urrent ID	RCA-40468A RF Amplifier		R	Units			
	Ì	MHz	٧		mA	Min.	Тур.	Max.	Min.	Typ.	Max.	
Drain-to-Source Cutoff Current	ID(off)	-	12	VGS	V8- = 2	-	-	100		-	500	μA
Gate Leakage Current	IGSS	-	0 0		S = -8V S = +1V	-	-	1. 1	:	-	1 1	nA nA
Zero-Bias Drain Current	IDSS		15	VGS	5 = 0	5	15	30	5	15	30	mA
Small-Signal, Short-Circuit Forward Transconductance	gfs	1 kHz	15		5		7500	-	-	-		⊬mho
Small-Signal, Short-Circult Reverse-Transfer Capacitance (Drain-to-Gate)	C <sub>rss</sub>	1	15		5	-	0.25	0.35		0.25	0.38	pF
Input Capacitance	Ciss	1	15		5		5.5		-	5.5	-	pF
Admittance	-	RF Mixer		RF	Mixer		-			<u>-</u>		-
Input Admittance	Yis	100 MHz	15	5	3		5 + j 3		0.14	0.14 + j 3.38		
Forward Transfer Admittance Output Admittance	Yfs Yos	100 MHz 100 10.7 MHz MHz	15 15	5	3		4 + j 0. + j 0.9		0.076 + j 0.153			mmho mmho
Forward Conversion Transconductance	gfs(c)	1 kHz	15		3	-	·	l -	-	2800*		$\mu$ mho
Maximum Available Power Gain	MAG	100	15		5	-	26			-	•	dB
Maximum Usable Power Gain (Unneutralized)	MUG	100	15		5	-	14	-	-		-	dB
Maximum Usable Power Gain (Neutralized)	MUG	100	15		5	14	17	-	-	-	-	dB
Maximum Available Conversion Gain	MAG <sub>C</sub>	f <sub>in</sub> = 100 f <sub>out</sub> = 10.7	15		3	-	-	-	-	22	-	dB
Noise Figure	NF	100	15		5		3.5	5	-		-	dB

<sup>\*</sup> Bulk (Substrate) -to-Source Volts (VBS) = -3.

#### **OPERATING CONSIDERATIONS**

The flexible leads of the 40468A and 40559A are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.

These devices should not be connected into, or disconnected from, circuits with the power on because high transient voltages may cause permanent damage to the devices.

#### TYPICAL y-PARAMETER CHARACTERISTICS




Fig.1 - Input admittance (yis) vs drain current (ID).




Fig.3 - Output admittance  $(y_{os})$  vs drain current (ID).




Fig.5 - Forward transadmittance (yfs) vs drain current (ID).




Fig.2 - Input admittance  $(y_{is})$  vs drain-to-source voltage  $(V_{DS})$ .




Fig.4 - Output admittance (yos) vs drain-to-source voltage (VDS).




Fig.6 - Forward transadmittance  $(y_{fs})$  vs drain-to-source voltage (VDS).

#### TYPICAL y-PARAMETER CHARACTERISTICS




Fig.7 - Reverse transadmittance (yrs) vs drain current (ID).




Fig.8 - Reverse transadmittance (y<sub>rs</sub>) vs drain-to-source voltage (VDS).





Fig. 9 - Typical characteristic of drain current (ID) vs gate-to-source voltage (VGS).

#### DIMENSIONAL OUTLINE JEDEC TO-72



#### Dimensions in Inches and Millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050 " (1.27 mm) and 0.250 "(6.35 mm) from the seating plane. From 0.250 "(6.35 mm) to the end of the lead a maximum diameter of 0.021 "(0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leadshaving a maximum diameter of 0.019 " (0.482 mm) at a gauging plane of 0.054 " (1.372 mm) + 0.001" (0.025 mm) -0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximidth of tab.

Note 4: Measured from actual maximum diameter.

#### TERMINAL DIAGRAM



LEAD 1 - DRAIN

LEAD 2 - SOURCE

LEAD 3 - INSULATED GATE

LEAD 4 - BULK (SUBSTRATE) AND CASE



3N140 3N141

RCA-3N140 and 3N141\* are n-channel silicon, depletion type, dual insulated-gate, field-effect transistors utilizing the MOS\*\* construction. They have exceptional characteristics for rf-amplifier and mixer applications at frequencies up to 300 MHz. These transistors feature a series arrangement of two separate channels, each channel having an independent control gate.

The 3N140, used in a common-source configuration in which gate No.2 is ac grounded, reduces oscillator feed-through to the antenna thereby minimizing oscillator radiation. The 3N141 provides excellent isolation between the oscillator and rf signals because each of the two signal frequencies being mixed has its own control element.

The mixing function performed by the 3N141 is unique in that the signal applied to gate No.2 is used to modulate the input-gate (gate No.1) transfer characteristic. This technique is superior to conventional "square law" mixing, which can only be accomplished in the non-linear region of the device transfer characteristic.

The use of the 3N141 as described provides high useful conversion gains at all vhf frequencies, and the reduction in spurious responses is substantial and easily obtainable in simple circuits.

The 3N140 and 3N141 are hermetically sealed in metal JEDEC TO-72 packages.

<sup>\*\*</sup> Metal-Oxide-Semiconductor.

Maximum Ratings, Absolute-Maximum Valu	es, at $T_A = 2$	25°C
DRAIN-TO-SOURCE VOLTAGE, VDS	0 to +20	v
GATE No. 1-TO-SOURCE VOLTAGE, VG19	3:	
Continuous (dc)	-8 to +1	v
Peak ac	-8 to +20	v
GATE No.2-TO-SOURCE VOLTAGE, VG25	<b>3:</b>	
Continuous (dc)8	to 40% of V <sub>I</sub>	os v
Peak ac	-8 to +20	v
DRAIN-TO-GATE VOLTAGE, VDG1 OR VDG2	+20	v
DRAIN CURRENT, ID		
(Pulsed): Pulse duration $\leq 20$ ms, duty factor $\leq 0.15$	50	mA
TRANSISTOR DISSIPATION, PT:		
At ambient \ up to 25°C	400	mW
temperatures above 25°C	derate line	arly at mW/°C
AMBIENT TEMPERATURE RANGE:	2.07 1	mw/ C
Storage and Operating	-65 to +175	°C
LEAD TEMPERATURE (During soldering)	:	
At distances $\geq 1/32$ inch from seating surface for 10 seconds max	265	°C

# SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTORS

# **N-Channel Depletion Types**

# For Military and Industrial Amplifier and Mixer Applications Up to 300 MHz



JEDEC TO-72

#### **APPLICATIONS**

- RF amplifier and mixer in military and industrial communications equipment
- aircraft and marine vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

#### PERFORMANCE FEATURES

- wide dynamic range permits large-signal handling before overload
- dual-gate permits simplified ago circuitry
- virtually no age power required
- greatly reduces spurious responses in fm receivers
- permits use of vacuum-tube biasing techniques
- excellent thermal stability
- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's

#### **DEVICE FEATURES**

- low gate leakage currents IG1SS & IG2SS = 1 nA max. at TA = 25°C
- high forward transconductance gfs = 6000 μmho min.
- high unneutralized RF power gain G<sub>ps</sub> = 16 dB min. at 200 MHz
- low VHF noise figure - 4.5 dB max. at 200 MHz

<sup>\*</sup> Formerly Dev. Nos. TA2644 and TA7274, respectively.

# ELECTRICAL CHARACTERISTICS, at TA = 25°C Unless Otherwise Specified. Common-Source Circuit.


					LIN	MITS			
CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		YPE 3N1		Т	YPE 3N1	41	UNITS
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Gate No.1-to-Source Cutoff Voltage	V <sub>G1S</sub> (off)	$V_{DS} = +16V, I_{D} = 200 \mu A$ $V_{G2S} = +4V$	-	-2	-4	-	-2	-4	v
Gate No.2-to-Source Cutoff Voltage	V <sub>G2S</sub> (off)	$V_{DS} = +16V, 1_{D} = 200 \mu A$ $V_{G1S} = 0$	-	-2	-4	-	-2	-4	٧
		V <sub>G1S</sub> = -20V, V <sub>G2S</sub> = 0 V <sub>DS</sub> = 0, T <sub>A</sub> = 25 <sup>o</sup> C	-	-	1	-	-	1	nA
Gate No.1 Leakage Current	I <sub>G1SS</sub>	V <sub>G1S</sub> = +1V, V <sub>G2S</sub> = 0 V <sub>DS</sub> = 0, T <sub>A</sub> = 25 <sup>0</sup> C	-	-	1		-	1	nA
		V <sub>G1S</sub> = -20V, V <sub>G2S</sub> = 0 V <sub>DS</sub> = 0, T <sub>A</sub> = 125 <sup>o</sup> C	-	-	0.2	•	-	0.2	μΑ
		$V_{G2S} = -20V, V_{G1S} = 0$ $V_{DS} = 0, T_A = 25^{\circ}C$		-	1	-	-	1	nA
Gate No.2 Leakage Current	<sup>I</sup> G2SS	$V_{G2S} = +1V$ $V_{DS} = 0, V_{G1S} = 0, T_A = 25^{\circ}C$	-	-	1	•	-	1	nA
		V <sub>G2S</sub> = -20V, V <sub>G1S</sub> = 0 V <sub>DS</sub> = 0, T <sub>A</sub> = 125°C	-	-	0.2	•	-	0.2	μΑ
Zero-Bias Drain Current	I <sub>DSS</sub> *	V <sub>DD</sub> = +14V, V <sub>G1S</sub> = 0, V <sub>G2S</sub> = +4	5	18	30	5	18	30	mA
Forward Transconductance (Gate No.1 to Drain)	gfs	V <sub>DD</sub> = +14V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4V, f = 1 kHz	6000	10000	18000	6000	10000	18000	μmho
Cutoff Forward Transconductance (Gate No.1 to Drain)	g <sub>fs</sub> (off)	V <sub>DD</sub> = +14V, V <sub>G1S</sub> = -0.5V V <sub>G2S</sub> = -2V, f = 1 kHz	-	-	100	•	-	-	$\mu$ mho
Small-Signal, Short-Circuit Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = +13V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4V, f = 1 MHz	3	5.5	7	3	5.5	7	pF
Small-Signal, Short-Circuit Reverse Transfer Capacitance Drain to Gate No.1) A	Crss	$V_{DS} = +13V$ , $I_{D} = 10 \text{ mA}$ $V_{G2S} = +4V$ , $f = 1 \text{ MHz}$	0.01	0.02	0.03	0.01	0.02	0.03	pF
Small-Signal Short-Circuit Output Capacitance	Coss	V <sub>DS</sub> = +13V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4V, f = 1 MHz	-	2.2		-	2,2	-	pF
Power Gain (See Fig.1 for Measurement Circuit)	G <sub>ps</sub>	$V_{DD}$ = +15V, R <sub>S</sub> = 270 $\Omega$ f = 200 MHz, R <sub>G</sub> = 50 $\Omega$	16	18	-	-	-	-	dB
Conversion Power Gain (See Fig.2 for Measurement Circuit)	G <sub>psc</sub>	V <sub>DD</sub> = +15V, R <sub>S</sub> = 120Ω, f <sub>IN</sub> = 200 MHz, f <sub>OUT</sub> = 30 MHz Oscillator injection voltage <sup>●</sup> = 2.5 V (rms)	-	-	-	13	17	-	dB
Measured Noise Figure (See Fig.1 for Measurement Circuit)	NF	$V_{DD}$ = +15V, R <sub>S</sub> = 270 $\Omega$ f = 200 MHz, R <sub>G</sub> = 50 $\Omega$	-	3.5	4.5	-	-	-	dΒ

<sup>\*</sup> Pusle test: Pulse duration  $\leq$  20 ms, duty factor  $\leq$  0.15.

<sup>\*</sup> Capacitance between Gate No.1 and all other terminals.

<sup>&</sup>lt;sup>▲</sup> Three-Terminal Measurement with Gate No.2 and Source Returned to Guard Terminal.

<sup>•</sup> Measured from gate No.2 to source.




- 0 = 3N140
- ♥ Disc ceramic.
- \* Tubular ceramic.
- # Ferrite bead (1/2 used); Indiana General No.H1742C-(A-147), F-1157-1-H

All resistors in ohms

All capacitors in pF

- ${\bf C_1},\,{\bf C_2};\,\,$  1.5-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.
  - C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.
  - C<sub>4</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type. MH-13 or equivalent.
  - L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07 "0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> endof winding.
  - $L_2$ : Same as  $L_1$  except winding length approx. 0.7 , no tap.

Fig.1 - 200 MHz power gain and noise figure test circuit for type 3N140.



- 0 = 3N141.
- ▼ Disc ceramic.
- \* Tubular ceramic.

All resistors in ohms

- All capacitors in pF
- ${\bf C_1},\,{\bf C_2};\,\,$  1.5-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.
  - C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.
  - $^{\rm C}_{\rm 4}$ : 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent.
  - L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07 "0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> endof winding.
  - L<sub>2</sub>: Ohmite Z-144 RF choke or equivalent.
  - L<sub>3</sub>: J.W. Miller Co. #4580 0.1  $\mu$ H RF choke or equivalent.

Note: If  $50\Omega$  meter is used in place of sweep detector, a low pass filter must be provided to eliminate local oscillator voltage from load.

Fig.2 - Conversion power gain test circuit for type 3N141.

#### **OPERATING CONSIDERATIONS**

The flexible leads of the 3N140 and 3N141 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against

high electric fields.

These devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

#### TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141





Fig.3 - NF vs VG2S.



COMMON - SOURCE CIRCUIT, GATE No LINPUT

Fig.4 - NF vs ID.




Fig.5 - G<sub>PS</sub> vs V<sub>G2S</sub> (For 3N140).




Fig.6 - G<sub>PS(C)</sub> vs V<sub>LO</sub> (For 3N141).




Fig. 7 - ID vs VG15.




Fig.8 - ID vs VG25.

3N140, 3N141 \_\_\_\_\_\_ File No. 285

#### TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141




Fig.9 - yis vs VDS.




Fig.10 - yos vs VDS.




Fig.11 - yfs vs VDS.




Fig.12 - y<sub>rs</sub> vs V<sub>DS</sub>.

#### TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141




Fig. 13 - yis vs ID.




Fig.14 - y<sub>os</sub> vs I<sub>D</sub>.




Fig.15 - yfs vs ID.




Fig.16 - y<sub>rs</sub> vs ID.

#### TYPICAL CHARACTERISTICS FOR TYPES 3N 140, 3N 141




Fig.17 - yis vs VG2S.




Fig. 18 - yos vs VG2S.




Fig.19 - yfs vs VG2S.




Fig.20 - yrs vs VG2S.

#### TYPICAL CHARACTERISTICS FOR TYPES 3N 140, 3N 141




Fig. 21 - gfs and ID vs VG2S.




Fig 23 - gfs 2 vs VG2S.

#### TERMINAL DIAGRAM



LEAD 1 - DRAIN

LEAD 2 - GATE No.2

LEAD 3 - GATE No.1

LEAD 4 - SOURCE, SUBSTRATE AND CASE





Fig.22 - gfs vs VGIS.

#### DIMENSIONAL OUTLINE JEDEC TO-72



#### Dimensions in Inches and Millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) -0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.



#### **MOS Field-Effect Transistors**

3N159

The 3N159\* is an n-channel silicon, depletion type, dual insulated-gate, field-effect transistor utilizing the MOS\*\* construction. It has exceptional characteristics for rf-amplifier applications at frequencies up to 300 MHz. This transistor features a series arrangement of two separate channels, each channel having an independent control gate.

Type 3N159 has an exceptionally low-noise figure, which makes this type particularly suitable for critical vhf applications. When used in a common-source configuration in which gate No.2 is ac grounded, this device reduces oscillator feedthrough to the antenna thereby minimizing oscillator radiation.

The 3N159 is hermetically sealed in the metal JEDEC TO-72 package.

#### Maximum Ratings, Absolute-Maximum Values:

at TA = 25°C
DRAIN-TO-SOURCE VOLTAGE, VDS 0 to +20 V
GATE-No.1-TO-SOURCE VOLTAGE, V <sub>G1S</sub> :
Continuous (dc)8 to +1 V
Peak ac8 to +20 \
GATE No.2-TO-SOURCE VOLTAGE, V <sub>G2S</sub> :
Continuous (dc)8 to 40% of V <sub>DS</sub> V
Peak ac8 to +20 V
DRAIN-TO-GATE VOLTAGE:
V <sub>DG1</sub> or V <sub>DG2</sub> +20 V
DRAIN CURRENT, ID
Pulsed: Pulse duration $\leq 20$ ms,
duty factor ≤ 0.15
TRANSISTOR DISSIPATION, PT:
At ambient up to 25°C
temperatures above 25°Cderate linearly a
2.67 mW/°C
AMBIENT TEMPERATURE RANGE:
Storage and Operating65 to +175 °C
LEAD TEMPERATURE (During soldering):
At distances > 1/32 inch from seating

surface for 10 seconds max. . . . . . . . . . . .

## SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTOR N-Channel Depletion Type

#### For Military and Industrial Low-Noise RF-Amplifier Applications Up to 300 MHz



TO-72

#### **APPLICATIONS**

- RF amplifier in military and industrial communications equipment
- aircraft, marine and vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

#### PERFORMANCE FEATURES

- wide dynamic range permits large-signal handling before overload
- dual-gate permits simplified agc circuitry
- virtually no agc power required
- greatly reduces spurious responses in FM receivers
- permits use of vacuum-tube biasing techniques
- excellent thermal stability
- superior cross-modulation performance and greater dynamic range than bipolar or single-gate field-effect transistors

#### **DEVICE FEATURES**

- low gate leakage currents —
   IG1SS & IG2SS = 1 nA max.
- high forward transconductance —
   gfs = 7000 μmho min.
- high unneutralized RF power gain —
   G<sub>DS</sub> = 16 dB min. at 200 MHz
- low vhf noise figure —
   NF = 3.5 dB max. at 200 MHz

<sup>\*</sup> Formerly Dev. No. TA7374.


<sup>\*\*</sup> Metal-Oxide-Semiconductor.

#### ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C unless otherwise specified

CHARAC	TERISTICS	SYMBOLS	TEST CONDITIONS	3N159			UNITS
				Min.	Typ.	Max.	
Gate-No.1-to-Source	Cutoff Voltage	V <sub>G1S(off)</sub>	$V_{DS} = +16V, I_{D} = 200 \mu A$ $V_{G2S} = +4V$	-	-2	-4	V
Gate-No.2-to-Source	Cutoff Voltage	V <sub>G2S(off)</sub>	$V_{DS} = +16V, I_{D} = 200 \mu A$ $V_{G1S} = 0$	-	-2	-4	٧
			$V_{G1S} = -20V, V_{G2S} = 0$ $V_{DS} = 0, T_A = 25^{\circ}C$	-	-	1	nA
Gate-No.1-Leakage (	Current	I <sub>G1SS</sub>	$V_{G1S} = +1V, V_{G2S} = 0$ $V_{DS} = 0, T_A = 25^{\circ}C$	-	-	1	nA
			$V_{G1S} = -20V, V_{G2S} = 0$ $V_{DS} = 0, T_A = 125^{\circ}C$	-	-	0.2	μ <b>A</b>
			$V_{G2S} = -20V, V_{G1S} = 0$ $V_{DS} = 0, T_A = 25^{\circ}C$	-	-	1	nA
Gate-No.2-Leakage (	urrent	1 <sub>G2SS</sub>	$V_{G2S} = +1, V_{DS} = 0$ $V_{G1S} = 0, T_A = 25^{\circ}C$	-	-	1	nA
			$V_{G2S} = -20V, V_{G1S} = 0$ $V_{DS} = 0, T_A = 125^{\circ}C$	-	-	0.2	μ <b>A</b>
Zero-Bias Drain Curi	ent	IDSS*	$V_{DD} = +14V, V_{G1S} = 0$ $V_{G2S} = +4V.$	5	18	30	m A
Forward Transconduc (Gate-No.1-to-Drain)	tance	g <sub>fs</sub>	$V_{DD} = +14V$ , $I_{D} = 10 \text{ mA}$ $V_{G2S} = +4V$ , $f = 1 \text{ kHz}$	7000	10,000	18,000	μmho
Cutoff Forward Trans (Gate-No.1-to-Drain)	sconductance	g <sub>fs(off)</sub>	$V_{DD} = +14V$ , $V_{G1S} = -0.5V$ $V_{G2S} = -2V$ , $f = 1 \text{ kHz}$	-	-	100	$\mu$ mho
Small-Signal, Short-C Input Capacitance		C <sub>iss</sub>	$V_{DS}$ = +13V, $I_{D}$ = 10 mA $V_{G2S}$ = +4V, f = 1 MHz	3	5.5	7	pF
Small-Signal, Short-C Capacitance (Drai	rcuit, Reverse Transfer n-to-Gate No.1)	C <sub>rss</sub>	$V_{DS} = +13V$ , $I_{D} = 10 \text{ mA}$ $V_{G2S} = +4V$ , $f = 1 \text{ MHz}$	0.01	0.02	0.03	pF
Small-Signal, Short-C Output Capacitano		Coss	$V_{DS}$ = +13V, $I_{D}$ = 10 mA $V_{G2S}$ = +4V, f = 1 MHz	-	2.2	-	pF
Maximum Usable Pow (See Fig.1 for Measu		MUG	$V_{DD}$ = +15V, $R_S$ = 270 $\Omega$ $R_G$ = 50 $\Omega$ , $f$ = 200 MHz	16	18	22	dB
Measured Noise Figu (See Fig.1 for Measur		NF	$V_{DD}$ = +15V, $R_S$ = 270 $\Omega$ f = 200 MHz, $R_G$ = $50\Omega$	•	2.5	3.5	dB

<sup>\*</sup> Pulse Test: Pulse duration  $\leq$  20 ms, duty factor  $\leq$  0.15. Capacitance between Gate No.1 and all other terminals.

Three-Terminal Measurement with Gate No.2 and Source Returned to Guard Terminal.



- \* Tubular ceramic
- Disc ceramic
- # Ferrite bead (1/2 used); Indiana General No. H 1742C-(A-147) or F1157-1-H or equivalent.
- ‡ VHF plug in socket Jettron CD72-148 and CD72149 (part No.7977-1)
  or equivalent.
- C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent.
  - C3: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.
    - C<sub>4</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent.
    - L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25", winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding.
  - L<sub>2</sub>: Same as L<sub>1</sub> except winding length approx. 0.7"; no tap.

Fig.1 - 200-MHz power gain and noise figure test circuit for type 3N159.

#### TYPICAL CHARACTERISTICS




Fig.2 - Noise figure vs gate No.2-to-source voltage.




Fig.4 - Input resistance and capacitance vs frequency.




Fig.3 - Noise figure vs drain current.




Fig.5 - Output resistance and capacitance vs frequency.

#### TYPICAL SMALL-SIGNAL y PARAMETERS at 200 MHz




Fig.6 - Input conductance and susceptance vs gate No.2-to-source voltage.




Fig.8 - Reverse transfer conductance or susceptance vs gate No.2-to-source voltage.




Fig.10 - Input conductance and susceptance vs drain milliamperes.




Fig.7 - Output conductance and susceptance vs gate No.2-to-source voltage.




Fig.9 - Forward transfer conductance or susceptance vs gate No.2-to-source voltage.




Fig.11 - Output conductance and susceptance vs drain milliamperes.

#### TYPICAL SMALL-SIGNAL y PARAMETERS at 200 MHz




Fig.12 - Forward transfer conductance and susceptance vs drain current.




Fig.14 - Forward transfer conductance and susceptance vs drain-to-source voltage.




Fig.16 - Output conductance and susceptance vs drain-to-source voltage.




Fig.13 - Reverse transfer conductance and susceptance vs drain current.




Fig.15 - Input conductance and susceptance vs drain-to-source voltage.




Fig.17 - Reverse transfer conductance and susceptance vs drain-to-source voltage.

#### TYPICAL CHARACTERISTICS




Fig.18 - Forward transfer conductance and susceptance vs frequency.




Fig. 20 - Power gain vs gate No. 2-to-source voltage.

#### TERMINAL DIAGRAM



LEAD 1 - DRAIN

LEAD 2 - GATE No.2 LEAD 3 - GATE No.1

LEAD 4 - SOURCE, SUBSTRATE AND CASE





Fig.19 - Forward transfer conductance vs gate No.1-to-source voltage.

#### DIMENSIONAL OUTLINE FOR TYPE 3N159 JEDEC TO-72



Dimensions in Inches and Millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019"  $(0.482 \, \text{mm})$  at a gauging plane of 0.054 " $(1.372 \, \text{mm})$  + 0.001"  $(0.025 \, \text{mm})$  -0.000"  $(0.000 \, \text{mm})$  below seating plane shall be within 0.007"  $(0.177 \, \text{mm})$  at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.



#### **MOS Field-Effect Transistors**

40600 40601 40602

RCA 40600, 40601, and 40602\* are n-channel depletion type, dual-insulated-gate, field-effect transistors utilizing the MOS construction. These devices have characteristics which make them highly desirable for rf-amplifier applications (40600), mixer applications (40601), and first-if-amplifier applications (40602) in vhf TV receivers and other types of commercial equipment operating at frequencies up to approximately 250 MHz.

These transistors feature a series arrangement of two separate channels, each channel having an independent control gate. In amplifier applications the 40600 and 40602 with their wide dynamic range provide substantially better cross-modulation performance than is obtainable with bipolar or single-gate field-effect transistors. In mixer applications the 40601 provides excellent isolation between the oscillator and rf signals because each of the two signal frequencies being mixed has its own control element. The wide dynamic range of the 40601 minimizes cross-modulation which is generally encountered in mixer stages.

Provision of two insulated gates also results in extremely low feedback capacitances (0.02 pF typ.), a feature which enables the 40600 and 40602 to provide high maximum useable power gains in unneutralized circuits — for example, 20 dB at 200 MHz typ. for the 40600, and 35 dB typ. at 44 MHz for the 40602. The gain of the rf and if stages can be controlled by applying agc voltage to gate No.2 and agc delay is easily obtained. Virtually no agc power is required for full gain reduction.

Types 40600, 40601, and 40602 are hermetically sealed in metal IEDEC TO-72 packages.

<sup>\*</sup> Formerly dev. types TA7149, TA7262, TA7189, respectively.

Maximum Ratings, Absolute-Maximum Values at $T_A = 25^{\circ}C$ :
DRAIN-TO-SOURCE VOLTAGE, VDS 0 to +20 V
GATE No.1-TO-SOURCE VOLTAGE, VG1S:
Continuous (dc) +1 to -8 V
Peak ac +20 to -8 V
GATE No.2-TO-SOURCE VOLTAGE, VG2S:
Continuous (dc)8 to 40% of VDS V
Peak ac8 to +20 V
DRAIN-TO-GATE VOLTAGE, VDG1 or VDG2. +20 V
DRAIN CURRENT, ID (Pulsed):
Pulse duration $\leq$ 20 ms, duty factor $\leq$ 0.15
TRANSISTOR DISSIPATION, PT:
At ambient up to 25°C
AMBIENT TEMPERATURE RANGE:
Storage and Operating65 to +175 °C
LEAD TEMPERATURE (During soldering):
At distances $\geq 1/32$ " from seating surface for $10$ seconds max

# SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTORS



TO-72

## N-Channel Depletion Types For VHF TV Receiver Applications

#### **APPLICATIONS**

• VHF TV Receiver

40600 for rf amplifier applications 40601 for mixer applications

40602 for first-if-amplifier applications

#### PERFORMANCE FEATURES

- superior cross-modulation performance and greater dynamic range than bipolar and single-gate field-effect transistors
- permits use of vacuum-tube biasing techniques
- excellent thermal stability

#### **DEVICE FEATURES**

- extremely low feedback capacitance
   C<sub>rss</sub> = 0.02 pF typ.
- high power gain

 $MUG_u = 20 \text{ dB typ. for } 40600$ 

MAG = 35 dB typ. for 40602

 $MAG_c = 14 dB typ. for 40601$ 

#### ELECTRICAL CHARACTERISTICS, at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS 40600, 40601, 40602			UNITS	
			Min.	Тур.	Max.		
Gate No.1-to-Source Cutoff Voltage	VG1S(off)	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200 μA V <sub>G2S</sub> = +4V	-	-2	-	V	
Gate No.2-to-Source Cutoff Voltage	V <sub>G2S</sub> (off)	$V_{DS}$ = +15V, $I_{D}$ = 200 $\mu$ A $V_{G1S}$ = 0	-	-2		٧	
Gate No.1 Leakage Current	I <sub>G1SS</sub>	V <sub>G1S</sub> = -20V, V <sub>G2S</sub> = 0, V <sub>DS</sub> = 0	-	-	1	nA	
Gate No.2 Leakage Current	I <sub>G2SS</sub>	V <sub>G2S</sub> = -20V, V <sub>G1S</sub> = 0, V <sub>DS</sub> = 0	-	-	1	n A	
Drain Current	IDSS	V <sub>DS</sub> = +13V, V <sub>G1S</sub> = 0, V <sub>G2S</sub> = +4V		18	-	mA	
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = +13V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4V, f = 1 kHz	-	10000	-	$\mu$ mho	

#### TYPICAL PERFORMANCE CHARACTERISTICS, at TA = 25°C


		40600 RF AMPLIFIER f = 200 MHz	40602 IF AMPLIFIER f = 44 MHz	40601 MIXER f = 200 MHz	
CHARACTERISTICS	SYMBOLS	VG1s is adjuste Gate No.2 at AC VDS = 13V,	d for Ip = 10 mA ground potential VG2S = +4V	Local-oscillator injection Voltage on Gate No. 2 = 750 mV VDS = 15V VGC3 = +0.6V VG1S = 0.75V	UNITS
Small-Signal, Short Circuit Reverse-Transfer Capacitance (Drain-to-Gate No.1) at f = 1 MHz	C <sub>rss</sub>	0.02 typ. 0.03 max.	0.02 typ. 0.03 max.	0.02 typ. 0.03 max.	pF
Output Capacitance	Coss	2.2	2.2	2.2 at f = 44 MHz	pF
Input Capacitance	C <sub>iss</sub>	5.5	5.5	5.5	pF
Input Resistance	riss	1.2	10	1.2	<b>κ</b> Ω
Output Resistance	ross	2.8	12	12 at f = 44 MHz	<b>κ</b> Ω
Magnitude of Forward Transadmittance	Yfs	11000	11000	2700*	$\mu$ mho
Phase Angle of Forward Transadmittance	Ζθ	-46	-11	-	degrees
Maximum Available Power Gain	MAG	20	35	14**	dΒ
Maximum Usable Power Gain (Unneutralized)	MUG <sub>u</sub>	20▲	1 Stage 28 2 Stages 26 3 Stages 24	=	dB dB dB
Power Gain See Fig.1 for measurement circuit	G <sub>PS</sub>	17.5	-	-	dB
Noise Figure	NF	5 max.	-	-	dB

<sup>\*</sup> Magnitude of forward conversion transadmittance

\*\* Maximum available conversion gain

A Limited by practical design considerations

40600-40602 —————File No. 333



- \* Tubular ceramic.
- **▼** Disk ceramic.
- # Ferrite bead ( $\frac{1}{2}$  used); Indiana General No. H1742C-(A-147) or F1157-1-H, or equivalent.
- $C_1, C_2$ : 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102, or equivalent.
  - C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.
  - C<sub>4</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13, or equivalent.
  - L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"- 0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding
  - $L_2$ : Same as  $L_1$  except winding length approx. 0.7"; no tap.

Fig.1 - 200 MHz Power Gain and Noise Figure Test Circuit for 40600 and 40602

#### TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 200 MHz




Fig.2 - Yis vs. ID





Fig.4 - Yfs vs. ID






Fig.5 - Yrs vs. ID

#### TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS of 200 MHz




Fig.6 - Yis vs. VDS




Fig.8 - Yfs vs. VDS




Fig. 10 - Yis vs. VG2S




Fig.7 - Yos vs. VDS




Fig. 9 - Yrs vs. VDS





Fig. 11 - Yos vs. VG2S

#### TYPICAL Y-PARAMETER CHARACTERISTICS at 200 MHz









Fig.13 - Yrs vs. VG2S


#### TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS of 44 MHz














Fig.17 - Yrs vs. ID

#### TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 44 MHz




Fig. 18 - Yis vs. VDS




Fig. 20 - Yfs vs. VDS




Fig. 22 - Yis vs. VG2S




Fig. 19 - Yos vs. VDS




Fig.21 - Y<sub>rs</sub> vs. V<sub>DS</sub>





Fig.23 - Yos vs. VG2S

#### TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 44 MHz







Fig. 24 - Yfs vs. VG2S

Fig.25 - Yrs vs. VG2S

#### TYPICAL SMALL-SIGNAL CHARACTERISTICS vs. FREQUENCY






Fig.26 - Ciss and Riss vs. f

Fig. 27 - Coss and Ross vs. f





Fig.28 - Yfs vs. f

#### TYPICAL TRANSFER CHARACTERISTICS



GATE No. 2-TO-SOURCE VOLTS (VG2S)


AMBIENT TEMPERATURE (TA) = 25 °C


DRAIN-TO-SOURCE VOLTS (VDS) =15

Fig. 29 - ID vs. VG15


Fig. 30 - ID vs. VG2S 92CS-14789RI

#### TYPICAL OPERATING CHARACTERISTICS





DIMENSIONAL OUTLINE FOR TYPES 40600, 40601, and 40602




Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019 " (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

#### TERMINAL DIAGRAM





#### **MOS Field-Effect Transistors**

40603

40604

RCA 40603 and 40604\* are n-channel silicon, depletion type, dual insulated-gate, field-effect transistors utilizing the MOS construction.

These devices have exceptional characteristics for rf-amplifier (40603) and mixer applications (40604) in FM tuners and other commercial equipment operating at frequencies up to approximately 150 MHz. These transistors feature a series arrangement of two separate channels, each channel having an independent control gate. For amplifier applications the 40603 with its wide dynamic range provides substantially better cross-modulation performance and relative freedom from spurious responses than is obtainable with bipolar or single-gate field-effect transistors. The mixing function performed by the 40604 is unique in that the signal applied to gate No.2 is used to modulate the input-gate (gate No.1) transfer characteristic. This technique is superior to conventional "square law" mixing, which can only be accomplished in the non-linear region of the device transfer characteristic.

Because of the low feedback capacitance (0.02 typ. pF) the 40603 can provide a power gain of 25 dB (typ.) at 100 MHz in an unneutralized amplifier circuit.

The gain of the rf stage can be controlled by applying agc voltage to gate No.2. Virtually no agc power is required for full gain reduction.

The 40603 and 40604 are hermetically sealed in JEDEC TO-72 packages.

<sup>\*</sup> Formerly dev. types TA7150 and TA7151, respectively.

Maximum Ratings, Absolute-Maximum Values at $T_A = 25^{\circ}C$ :
DRAIN-TO-SOURCE VOLTAGE, VDS 0 to +20 V
GATE No.1-TO-SOURCE VOLTAGE, VG1S:
Continuous (dc)8 to +1 V
Peak ac
GATE No. 2-TO-SOURCE VOLTAGE, VG2S:
Continuous (dc)8 to 40% of $V_{DS} \ \ V$
Peak ac8 to +20 V
DRAIN-TO-GATE VOLTAGE, VDG1 or VDG2 · · · · · · · · · · · +20 V
DRAIN CURRENT, ID (Pulsed):
Pulse duration \( \frac{1}{2} 20 \) ms, duty factor \( \frac{1}{2} 0.15 \dots
TRANSISTOR DISSIPATION, PT:
At ambient up to 25°C
AMBIENT TEMPERATURE RANGE:
Storage and Operating65 to +175 °C
LEAD TEMPERATURE (During soldering):
At distances > 1/32" from seating surface for 10 seconds max

## SILICON DUAL **INSULATED-GATE** FIELD-EFFECT TRANSISTORS



TO-72

#### N-Channel Depletion Types For FM Tuner Applications

#### PERFORMANCE FEATURES

- large dynamic range permits large-signal handling before overload
- dual gates allow product mixing with extremely low harmonic generation
- greatly reduces spurious responses in FM receivers
- permits use of vacuum-tube biasing techniques
- excellent thermal stability
- superior cross-modulation performance and greater dynamic range than bipolar and single-gate field-effect transistors

#### **DEVICE FEATURES**

- extremely low feedback capacitance  $C_{rss} = 0.02 pF typ.$
- high unneutralized RF power gain MUG = 25 dB (typ.) for 40603
- low noise figure NF = 2.5 dB typ. for 40603

#### ELECTRICAL CHARACTERISTICS, at TA = 25°C

CHARACTERISTICS	SYMBOLS TEST CONDITIONS		406 RF AMP		40604 MIXER		UNITS
			Typ:	Max.	Тур.	Max.	
Gate No.1-to-Source Cutoff Voltage	V <sub>G1S</sub> (off)	$V_{DS}$ = +15 V, $I_{D}$ = 200 $\mu$ A $V_{G2S}$ = +4 V	-2		-2		v
Gate No.2-to-Source Cutoff Voltage	V <sub>G2S</sub> (off)	$V_{DS}$ = +15 V, $I_{D}$ = 200 $\mu$ A $V_{G1S}$ = 0	-2		-2		٧
Gate No.1 Leakage Current	IG1SS	V <sub>G1S</sub> = -20 V, V <sub>G2S</sub> = 0, V <sub>DS</sub> = 0		1		1	nA
Gate No.2 Leakage Current	I <sub>G2SS</sub>	$V_{G2S} = -20 \text{ V}, V_{G1S} = 0, V_{DS} = 0$		1		1	nA
Zero-Bias-Voltage Drain Current	IDSS	$V_{G2S} = +4 V$ , $V_{G1S} = 0$ , $V_{DS} = +13 V$	18		18		mA
Small-Signal, Short-Circuit Reverse-Transfer Capacitance (Drain-to-Gate-No.1)	C <sub>rss</sub>	$V_{DS}$ = +13 V, $I_{D}$ = 10 mA, f = 1 MHz $V_{G2S}$ = +4 V	0.02	0.03	0.02	0.03	pF
Input Capacitance	C <sub>iss</sub>	$V_{DS} = +13 \text{ V, } I_{D} = 10 \text{ mA}$ $V_{G2S} = +4 \text{ V, } f = 1 \text{ MHz}$	5.5		5.5		pF
Output Capacitance	C <sub>oss</sub>	$V_{DS} = +13 \text{ V, I}_{D} = 10 \text{ mA}$ $V_{G2S} = +4 \text{ V, f} = 100 \text{ MHz}$	2.1		2.3		pF
Input Resistance	fis	$V_{DS} = +13 \text{ V, } I_D = 10 \text{ mA}$ $V_{G2S} = +4 \text{ V, } f = 100 \text{ MHz}$	3.5	-	3.5	-	kΩ
Output Resistance	ros	V <sub>DS</sub> = +13 V I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V f = 100 MHz f = 10.7 MHz	4		20		kΩ
Forward Transconductance	gfs	V <sub>DS</sub> = +13 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 1 kHz	10,000		2800*		μπho
Maximum Available Power Gain	MAG	V <sub>DS</sub> = +13 V, I <sub>D</sub> = 10 mA	26		21		dB
Maximum Uaable Power Gain (Unneutralized)	MUG	V <sub>G2S</sub> = +4 V f = 100 MHz, f <sub>out</sub> for 40604	25▲				dB
Noise Figure	NF	(mixer) = 10.7 MHz	2.5		-		dB

<sup>\*</sup> conversion transconductance

or limited by practical design considerations

#### TYPICAL Y-PARAMETER CHARACTERISTICS of 100 MHz




Fig. 1 - Yis vs. VDS




Fig.3 - Yfs vs. VG2S




Fig.5 - Y<sub>rs</sub> vs. V<sub>G2S</sub>




Fig.2 - Yos vs. VDS







Fig.4 - Yrs vs. VDS

#### TYPICAL TRANSCONDUCTANCE CHARACTERISTIC





#### TYPICAL Y-PARAMETER CHARACTERISTICS at 100 MHz






#### DIMENSIONAL OUTLINE FOR TYPES 40603 and 40604








Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019 " (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.






#### **MOS Field-Effect Transistors**

N-Channel Depletion Types

**3N187** 



## Silicon Dual Insulated - Gate Field - Effect Transistor

With Integrated Gate-Protection Circuits
For Military and Industrial Applications up to 300 MHz

#### Device Features

- Back-to-back diodes protect each gate against handling and in-circuit transients
- High forward transconductance  $-g_{fS} = 12,000 \mu mho$  (typ.)
- High unneutralized RF power gain Gps = 18 dB(typ.) at 200 MHz
- Low VHF noise figure − 3.5 dB(typ.) at 200 MHz

RCA-3N187 is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor.

Special back-to-back diodes are diffused directly into the MOS<sup>A</sup> pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately ±10 volts. This protects the gates against damage in all normal handling and usage.

A feature of the back-to-back diode configuration is that it allows the 3N187 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

The excellent overall performance characteristics of the RCA-3N187 make it useful for a wide variety of rf-amplifier applications at frequencies up to 300 MHz. The two senially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The two-gate arrangement of the 3N187 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and acgrounding Gate No. 2. The reduced capacitance allows operation at maximum gain without neutralization; and, of special importance in rf-amplifiers, it reduces local oscillator feedthrough to the antenna.

The 3N187 is hermetically sealed in the metal JEDEC TO-72 package.

- Formerly developmental type TA7669
- ▲ Metal-Oxide-Semiconductor

#### Applications

- RF amplifier, mixer, and IF amplifier in military, and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

#### Performance Features

- Superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's
- Wide dynamic range permits large-signal handling before overload
- · Virtually no agc power required
- Greatly reduces spurious responses in FM receivers

#### Maximum Ratings,

JS-9 RDF-19A

Absolute-Maximum Values, at  $T_A = 25^{o}C$ 

DRAIN-TO-SOURCE VOLTAGE, V <sub>DS</sub> 0.2 to +20	v
GATE No. 1-TO-SOURCE VOLTAGE, VG1S:	•
Continuous (dc)6 to +3	V
Peak ac6 to +6	v
GATE No. 2-TO-SOURCE VOLTAGE, VG2S:	
Continuous (dc) 6 to 30% of VDS	v
Continuous (dc)6 to 30% of V <sub>DS</sub> Peak ac6 to +6	v
*DRAIN-TO-GATE VOLTAGE,	
$ m v_{DG1}$ or $ m v_{DG2}$ +20	v
* DRAIN CURRENT, I <sub>D</sub> 50	mA
* TRANSISTOR DISSIPATION PT:	
At ambient up to 25°C 330	mW
temperatures above 25°Cderate linearly at	
2.2 mW/9C	
* AMBIENT TEMPERATURE RANGE:	
Storage and Operating -65 to +175	$^{\circ}\mathrm{C}$
* LEAD TEMPERATURE (During Soldering):	
At distances ≥ 1/32 inch from	
seating surface for 10 seconds max. 265	$^{\mathrm{o}\mathrm{C}}$
* In accordance with JEDEC Registration Data Format	

#### ELECTRICAL CHARACTERISTICS, at TA = 25°C unless otherwise specified

	CUADACTERISTICS	avuno.	TEST COMPLETIONS		LIMITS		
	CHARACTERISTICS	SYMBOL	TEST CONDITIONS	Min.	Typ.	Max.	UNITS
*	Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	$V_{DS}$ = +15 V, $I_{D}$ = 50 $\mu$ A $V_{G2S}$ = +4 V	-0.5	-2	-4	٧
*	Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	$V_{DS}$ = +15 V, $I_D$ = 50 $\mu$ A $V_{G1S}$ = 0	-0.5	-2	-4	٧
*	Gate No. 1-Terminal Forward Current	IG1SSF	$V_{G1S} = +1 V                                 $	-	-	50 5	nA μA
*	Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	$V_{G1S} = -6 V$ $T_{A} = 25^{\circ} C$ $T_{A} = 100^{\circ} C$	-	-	50 5	nA μA
*	Gate No. 2-Terminal Forward Current	IG2SSF	V <sub>G2S</sub> = +6 V T <sub>A</sub> = 25° C V <sub>G1S</sub> = V <sub>DS</sub> =0 T <sub>A</sub> = 100° C	-	-	50 5	nA μA
*	Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	$V_{G2S} = -6 V V_{G1S} = V_{DS} = 0$ $T_A = 25^{\circ} C T_{A} = 100^{\circ} C$	-	-	50 5	nA μA
*	Zero-Bias Drain Current	IDS	V <sub>DS</sub> = +15 V V <sub>G2S</sub> = +4 V V <sub>G1S</sub> = 0	5	15	30	mA
	Forward Transconductance (Gate No. 1-to-Drain)	gfs	$V_{DS} = +15 \text{ V}, I_{D} = 10 \text{ mA}$ $V_{G2S} = +4 \text{ V}, f = 1 \text{kHz}$	7000	12,000	18,000	μ <b>mho</b>
*	Small-Signal, Short-Circuit Input Capacitance	C <sub>iss</sub>		4.0	6.0	8.5	pF
*	Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No. 1)	C <sub>rss</sub>	$V_{DS} = +15 \text{ V, I}_{D} = 10 \text{ mA}$ $V_{G2S} = +4 \text{ V, f} = 1 \text{ MHz}$	0.005	0.02	0.03	pF
*	Small-Signal, Short-Circuit Output Capacitanc	C <sub>oss</sub>		-	2.0	-	pF
	Power Gain (see Fig. 1)	G <sub>PS</sub>		16	18	22	dB
	Maximum Available Power Gain	MAG		-	20	-	dB
	Maximum Usable Power Gain (unneutralized)	MUG		-	20▲	1	dB
	Noise Figure (see Fig. 1)	NF		-	3.5	4.5	dB
*	Magnitude of Forward Transadmittance	Yfs	$V_{DS} = +15 \text{ V, } I_{D} = 10 \text{ mA}$	_	12,000	-	$\mu$ mho
*	Phase Angle of Forward Transadmittance	θ	V <sub>G2S</sub> = +4 V, f = 200 MHz	_	-35	-	Degrees
	Magnitude of Reverse Transadmittance	Y <sub>IS</sub>		_	25	_	μmho
	Angle of Reverse Transadmittance	$\theta_{rs}$		_	-25	_	Degrees
*	Input Resistance	riss		_	1.0	-	kΩ
*	Output Resistance	r <sub>oss</sub>		-	2.8	-	kΩ
*	Gate-to-Source Forward Breakdown Voltage: Gate No. 1 Gate No. 2	V <sub>(BR)G1SSF</sub> V <sub>(BR)G2SSF</sub>	G1SSF =   G2SSF = 100 μA	6.5	10	-	٧
*	Gate-to-Source Reverse Breakdown Voltage: Gate No. 1 Gate No. 2	V <sub>(BR)G1SSR</sub> V <sub>(BR)G2SSR</sub>	IG1SSR = IG2SSR = -100 μA	-6.5	-10	-	٧
						_	

<sup>▲</sup> Limited only by practical design considerations.

#### **OPERATING CONSIDERATIONS**

The flexible leads of the 3N187 are usually soldered to t. circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.


<sup>†</sup> Capacitance between Gate No. 1 and all other terminals

<sup>♦</sup> Three-terminal measurement with Gate No. 2 and

Source returned to ground terminal.
\* In accordance with JEDEC Registration Data Format JS-9 RDF-19A

9255-4086

Fig. 5- MAG. vs. f




#Ferrite bead (4); Pyroferric Co. "Carbonyl J" Q = 3N187 0.09 in. 0D; 0.03 in. 1D; 0.063 in. thickness. ▼ Disc ceramic. All resistors in ohms \* Tubular ceramic.

All capacitors in pF

- ${
  m C}_1$ : 1.8 8.7 pF variable air capacitor: E.F. Johnson Type 160-104, or equivalent.
- C2: 1.5-5 pF variable air capacitor: E.F. Johnson Type 160-102, or equivalent.
- $C_3$ : 1-10 pF piston-type variable air capacitor: JFD Type VAM-010; Johanson Type 4335, or equivalent.
- .C4: 0.8-4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent.
- L<sub>1</sub>: 4 turns silver-plated 0.02-in, thick, 0.075-0.085-in, wide, copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.08 in.
- $L_{2};~4\frac{1}{2}$  turns silver-plated 0.02-in thick, 0.085-0.095-in, wide, 5/16-in.~1D. Coil  $\approx$  .90 in. long.

Fig. 1-200 MHz Power gain and noise figure test circuit


#### Typical Characteristics



638

Fig. 4- GPS vs. VG2S

#### Typical Characteristics



92CS-1479OR Fig. 6 - ID vs. VG15




Fig. 7- ID vs. VG2S

#### Typical y Parameters vs. V<sub>DS</sub>




Fig. 8- yis vs. VDS





Fig. 9- yos vs. VDS

COMMON-SOURCE CIRCUIT AMBIENT TEMPERATURE ( $T_{\rm A}$ ) = 25° C FREQUENCY (f) = 200 MHz DRAIN MILLIAMPERES ( $T_{\rm B}$ ) = 10 GATE NO. 2-TO-SOURCE VOLTS ( $T_{\rm G2S}$ )=4






Fig. 11 - yrs vs. VDS

#### Typical y Parameters vs. ID




Fig. 12 - yis vs. ID




Fig. 13 - yos vs. ID




Fig. 14 - yfs vs. ID




Fig. 15 - yrs vs. ID




Fig. 16 - yis vs. VG2S




Fig. 17 - yos vs. VG2S




Fig. 18 - yfs vs. VG2S




Fig. 19 - yrs vs. VG2S

#### Typical y Parameters vs. Frequency




Fig. 20 - yis vs. frequency




Fig. 21 - yos vs. frequency




Fig. 22 - yfs vs. frequency




Fig. 23. - y<sub>rs</sub> vs. frequency

#### Typical Characteristics




Fig. 24 - gfs and ID vs. VG2S




Fig. 25. - gfs vs. VGIS





Fig. 26 - gfs vs. VG2S

### DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in Inches and Millimeters


Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a guaging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) -0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

#### TERMINAL DIAGRAM




LEAD 1-DRAIN LEAD 2-GATE No. 2 LEAD 3-GATE No. 1 LEAD 4-SOURCE, SUBSTRATE AND CASE



#### **MOS Field-Effect Transistors**

N-Channel Depletion Types

3N200



## Silicon Dual Insulated - Gate Field - Effect Transistor

With Integrated Gate-Protection Circuits
For Military and Industrial Applications up to 500 MHz

#### Applications

- RF amplifier, mixer, and IF amplifier in military and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

RCA-3N200 is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor.

Special back-to-back diodes are diffused directly into the MOS<sup>A</sup> pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately ±10 volts. This protects the gates against damage in all normal handling and usage.

A feature of the back-to-back diode configuration is that it allows the 3N200 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the low junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

The excellent overall performance characteristics of the RCA-3N200 make it useful for a wide variety of rf-amplifier

serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

applications at frequencies up to 500 MHz. The two

The two-gate arrangement of the 3N200 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and ac-grounding Gate No. 2. The reduced capacitance allows operation at maximum gain without neutralization; and, of special importance in rf-amplifiers, it reduces local oscillator feedthrough to the antenna.

The 3N200 is hermetically sealed in the metal JEDFC TO-72 package.

- ▲ Metal-Oxide-Semiconductor.
- ♦ Formerly developmental type TA7684

#### Performance Features

- Superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET s
- Wide dynamic range permits large-signal handling before overload
- Dual-gate permits simplified agc circuitry
- Virtually no agc power required
- Greatly reduces spurious responses in FM receivers

#### Device Features

- Back-to-back diodes protect each gate against handling and in-circuit transients
- High forward transconductance —
- g<sub>fS</sub> = 15,000 μmho (typ.) • High unneutralized RF power gain —
  - $G_{ps}$  = 12.5 dB (typ.) at 400 MHz = 19 dB (typ.) at 200 MHz
- Low VHF noise figure 3.9 dB (typ.) at 400 MHz
   3.0 dB (typ.) at 200 MHz

Maximum Ratings, Absolute-Maximum Values, at TA = 250C DRAIN-TO-SOURCE VOLTAGE, VDS.... GATE No.1-TO-SOURCE VOLTAGE, VG1S: -0.2 to +20 v -6 to +3 Continuous (dc) . . . . . . . . . . . . . . . . . . Peak ac .....\*
\* DRAIN-TO-GATE VOLTAGE, -6 to +6 VDG1 OR VDG2 \* DRAIN CURRENT, ID ...... \* TRANSISTOR DISSIPATION, PT: 50 mĀ At ambient | up to 25°C ..... temperatures | above 25°C ..... 330 mW derate linearly at 2.2 mW/OC \* AMBIENT TEMPERATURE RANGE: oС -65 to +175 oC seating surface for 10 seconds max. 265

\*In accordance with JEDEC registration data format (JS-9 RDF-19A)

	ELECTRICAL CHARACTE	RISTICS	manou 6	TEST CONDITIONS			LIMITS		UNITC	
	at T <sub>A</sub> = 25°C unless otherwise spec	ified	SYMBOLS				Min.	Тур.	Max.	UNITS
٠	Gate No. 1-to-Source Cutoff	Voltage	V <sub>G1S(off)</sub>	$V_{DS} = +15 \text{ V}, I_D = 50 \mu \text{ A}$ $V_{G2S} = +4 \text{ V}$			-0.1	-1	-3	٧
٠	Gate No. 2-to-Source Cutoff	Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 50 μA		-0.1	-1	-3	٧	
٠	Gate No. 1-Terminal Forwa	rd Current	I <sub>G1SSF</sub>	V <sub>G1S</sub> = + : V <sub>G2S</sub> = V <sub>I</sub>	1∨ DS≡0	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	1 1	1 1	50 5	nA μA
٠	Gate No. 1-Terminal Rever	se Current	I <sub>G1SSR</sub>	V <sub>G1S</sub> = -6 V <sub>G2S</sub> = V <sub>I</sub>	5 V DS = 0	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	-	-	50 5	nA μA
*	Gate No. 2-Terminal Forwa	rd Current	<sup>I</sup> G2SSF	V <sub>G2S</sub> = +6 V <sub>G1S</sub> = V <sub>E</sub>	5 V OS = 0	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$		1 1	50 5	nA μA
*	Gate No. 2-Terminal Revers	se Current	I <sub>G2SSR</sub>	V <sub>G2S</sub> = -6 V <sub>G1S</sub> = V <sub>I</sub>	5 V DS = 0	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	1 1	-	50 5	nΑ μΑ
٠	Zero-Bias Drain Current		IDS	V <sub>DS</sub> = +15 V, V <sub>G1S</sub> = 0 V <sub>G2S</sub> = +4 V		0.5	5.0	12	mA	
٠	Forward Transconductance (Gate No. 1-to-Drain)		g <sub>fS</sub>			f = 1kHz	10,000	15,000	20,000	μmho
	Small-Signal, Short-Circuit Capacitance	Input	Ciss				4.0	6.0	8.5	pF
٠	Small-Signal, Short-Circuit, Reverse Transfer Capacitar (Drain-to-Gate-No. 1)	nce	C <sub>rss</sub>	V <sub>DS</sub> = + 15 I <sub>D</sub> = 10 m/ V <sub>G2S</sub> = +4	f = 1 MHz		0.005	0.02	0.03	pF
	Small-Signal, Short-Circuit Capacitance	Output	Coss	U23			4	2.0	-	pF
*	Power Gain (see Fig. 1)		GPS				10	12.5	-	dΒ
	Noise Figure (see Fig. 1)		NF			f = 400 MHz	-	3.9	6.0	dB
•	Bandwidth		BW				28	-	38	MHz
*	Gate-to-Source Forward Breakdown Voltage	Gate No. 1	V <sub>(BR)G1SSF</sub>	100		s = V <sub>DS</sub> = 0	6.5	_	13	v
		Gate No. 2	V <sub>(BR)G2SSF</sub>			s = V <sub>DS</sub> = 0	0.0		13	.
*	Gate-to-Source Reverse Breakdown Voltage	Gate No. 1	V <sub>(BR)G1SSR</sub>				-6.5		- 13	v
		Gate No. 2	V <sub>(BR)G2SSR</sub>	100 μ Α	V <sub>G1</sub>	s = V <sub>DS</sub> = 0	0.5		13	·

<sup>†</sup>Capacitance between Gate No. 1 and all other terminals.


4Three-terminal measurement with Gate No. 2 and
Source returned to guard terminal.

Source returned to guard terminal.

In accordance with JEDEC registration data format
(JS-9 R0F-19A)

#### OPERATING CONSIDERATIONS

The flexible leads of the 3N200 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.



All resistances in ohms All capacitances in pF

C<sub>1</sub>, C<sub>2</sub>: 1.3-5.4 pF variable air capacitor: Hammerland Mac 5 type or equivalent

C<sub>3</sub>: 1.9-13.8 pF variable air capacitor: Hammerland Mac 15 type or equivalent


C<sub>4</sub>: Approx. 300 pF - capacitance formed between socket cover & chassis

C<sub>5</sub>: 0.8-4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent

 $L_1, L_2$ : Inductance to tune circuit

Fig. 1 - 400 MHz power gain and noise figure test circuit

#### Typical Characteristics






Fig. 2-ID vs. VG1S




Fig. 3-ID vs. VG2S




Fig. 4-ID vs. VDS

Fig. 5-VAGC vs. VGIS

#### y and s Parameters vs. Frequency


TEST CONDITIONS: Drain-to-Source Volts (VDS) = 15, Drain Milliamperes (ID) = 10, Gate No. 2-to-Source Volts (VG2S) = 4

CHARACTERISTICS	SYMBOL		FRE	QUENCY	(MHz)		UNITS
	Ĺ	100	200	300	400	500	
Maximum Available Power Gain	MAG	32	24	17.5	13	10	dB
Maximum Usable Power Gain (Unneutralized)* Y Parameters	MUG	32	24	17.5	13	10	dB
Input Conductance	gis	0.25	0.8	2.0	3.6	6.2	mmho
Input Susceptance	bis	3.4	5.8	8.5	11.2	15.5	mmho
Magnitude of Forward Transadmittance	lyfs	15.3	15.3	15.4	15.5	16.3	mmho
Angle of Forward Transadmittance	∠yfs	- 15	- 25	- 35	- 47	-60	degrees
Output Conductance	g <sub>os</sub>	0.15	0.3	0.5	0.8	1.1	mmho
Output Susceptance	bos	1.5	2.7	3.6	4.25	5.0	mmho
Magnitude of Reverse Transadmittance	yts	0.012	0.025	0.06	0.14	0.26	mmho
Angle of Reverse Transadmittance S Parameters	∠ <sub>Ats</sub>	-60	- 25	0	14	20	degrees
Magnitude of Input Reflection Coeff.	sis	0.97	0.90	0.84	0.78	0.70	[
Angle of Input Reflection Coeff.	∠s <sub>is</sub>	- 20	- 32	~ 55	-68	-82	degrees
Magnitude of Forward Transmission Coeff.	I Sfsl	1.50	1.40	1.25	1.1	0,9	"
Angle of Forward Transmission Coeff.	∠ s <sub>fs</sub>	153	133	112	90	70	degrees
Mangitude of Output Reflection Coeff.	sos	0.985	0.95	0.93	0.92	0.91	1
Angle of Output Reflection Coeff.	∠s <sub>os</sub>	~7.5	- 16	- 22	- 28	- 34	degrees
Magnitude of Reverse Transmission Coeff.	srs	0.001	0.0025	0.005	0.010	0.0165	-
Angle of Reverse Transmission Coeff.	∠s <sub>rs</sub>	100	125	141	150	142	degrees

<sup>\*</sup>Limited only by practical design considerations

File No. 437 \_\_\_\_\_\_ 3N200










Fig. 6-yis vs. VDS









Fig. 8-yfs vs. VDS

Fig. 9-yrs vs. VDS

#### Typical y Parameters vs ID







Fig. 10 - yis vs. ID

Fig. 11-y<sub>os</sub> vs. ID

# Typical y Parameters vs. ID (cont'd)







Fig. 12-yfs vs. ID

Fig. 13 - yrs vs. ID

# Typical y Parameters vs. VG2S







Fig. 14 - yis vs. VG2S

Fig. 15 - yos vs. VG2S






Fig. 17 - y<sub>rs</sub> vs. V<sub>G2S</sub>

# Typical Characteristics




Fig. 18 - gfs2 vs. VG2S




Fig. 19 - gfs vs. VG1S





Fig. 20 - Noise figure vs. generator source admittance

# DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in Inches and Millimeters


Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050'' (1.27 mm) and 0.250'' (6.35 mm) from the seating plane. From 0.250'' (6.35 mm) to the end of the lead a maximum diameter of 0.021'' (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a guaging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) -0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

# TERMINAL DIAGRAM




LEAD 1-DRAIN LEAD 2-GATE No. 2 LEAD 3-GATE No. 1 LEAD 4-SOURCE, SUBSTRATE AND CASE



# **MOS Field-Effect Transistors**

40819



# Silicon Dual-Insulated-Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits
For RF Amplifier Applications up to 250 MHz

#### **Device Features**

- back-to-back diodes protect each gate against handling and in-circuit transients
- high forward transconductance:  $g_{fs} = 12,000 \mu mho$  (typ.)
- high unneutralized RF power gain: Gps = 18 dB (typ.) at 200 MHz
- Iow VHF noise figure: 3.5 dB (typ.) at 200 MHz
- Iow gate leakage currents: IG1SS & IG2SS = 50 nA at TA = 25° C
- increased drain-to-source voltage rating: V<sub>DS</sub> = -0.2 to +25 V

RCA-40819 is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor (FET).

The excellent overall performance characteristics of the RCA-40819 make it useful for a wide variety of rf-amplifier applications at frequencies up to 250 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The two-gate arrangement of the 40819 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and ac grounding Gate No.2. The reduced capacitance allows operation at maximum gain without neutralization and reduces local oscillator feedthrough to the antenna — features of special importance in rf and if amplifiers.

Special back-to-back diodes are diffused directly into the MOS\* pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately ±10 volts and protect the gates against damage in all normal handling and usage.

The back-to-back diode configuration permits the 40819 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the low junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

# **Applications**

- RF amplifier, mixer, and IF amplifier in military, industrial, and consumer communications equipment
- aircraft and marine vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

# Performance Features

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET s
- wide dynamic range permits large-signal handling before overload
- virtually no agc power required
- greatly reduces spurious responses in FM receivers
- dual gate permits simplified AGC circuitry

The 25-volt drain-to-source rating permits the use of higher voltage power supplies.

The 40819 is hermitically sealed in the metal JEDEC TO-72 package.

<sup>\*</sup>Metal-Oxide-Semiconductor

οс

οс

# **Maximum Ratings**

Continuous Working Voltage <sup>#</sup> , at $T_A = 25^{\circ}C$ :			Absolute Maximum Values, at $T_A = 25^{\circ}C$ :					
Gate No.1-to-Source Voltage, VG1S	-6 to +3	V	Drain-to-Source Voltage, V <sub>DS</sub>	-0.2 to +25	V			
Gate No.2-to-Source Voltage, $v_{G2S} \dots$	6 to +6 or 40% of V <sub>DS</sub>	V	Gate Terminal Current, IG1S or IG2S	<u>+</u> 100	μΑ			
Ducio do Cata Valtario VIII - Lar	(whichever value is less)		Drain-to-Gate Voltage, VDG1 or VDG2 · · · · · · · · · ·	+31	V			
Drain-to-Gate Voltage, VDG1 or VDG2 · · · · · · · · · · · · · · · · · · ·	+25	V	Drain Current, ID	50	mA			
562			Transistor Dissipation, PT:					
			At T <sub>A</sub> up to <i>25<sup>0</sup>C</i>	330	mW			
=Continuous Working Voltage Ratings	must be observed to mai		At T <sub>A</sub> above 25°C	derate linearly	2.2 mW/°C			
device characteristics. These ratings			Ambient Temperature Range:					

Operating and Storage . . . . . . .

Lead Temperature (During Soldering):

265

# ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25° C unless otherwise specified


CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		UNITS		
CHARACTERISTICS	STINIDULS	TEST CONDITIONS	Min.	Тур.	Max.	UNITS
Gate-No.1-to-Source Cutoff Voltage	VG1S(off)	$V_{DS}$ = +15 V, $I_{D}$ = 200 $\mu$ A V <sub>G2S</sub> = +4 V	-	-2	-4	٧
Gate-No.2-to-Source Cutoff Voltage	VG2S(off)	$V_{DS}$ = +15 V, $I_{D}$ = 200 $\mu$ A V <sub>G1S</sub> = 0	_	-2	-4	٧
Gate-No.1-Leakage Current	IG1SS	$V_{G1S} = \pm 6 V$ $V_{DS} = 0, V_{G2S} = 0$	_	_	50	пA
Gate-No.2-Leakage Current	IG2SS	V <sub>G2S</sub> = ± 6 V V <sub>DS</sub> = 0, V <sub>G1S</sub> = 0	_	-	50	пA
Zero-Bias Drain Current	IDSS	V <sub>DS</sub> = + 15 V V <sub>G2S</sub> = +4 V, V <sub>G1S</sub> = 0	5	15	35	mA
Forward Transconductance (Gate-No.1-to-Drain)	9fs	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 1 kHz	_	12,000	-	$\mu$ mho
Small-Signal, Short-Circuit Input Capacitance†	Ciss		-	6	-	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No.1) ●	C <sub>rss</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 1 MHz	0.005	0.02	0.03	pF
Small-Signal, Short-Circuit Output Capacitance	Coss		-	2	_	рF
Power Gain (see Fig. 1)	GPS		14	18	_	dB
Maximum Available Power Gain	MAG		-	20	-	d B
Maximum Usable Power Gain (unneutralized)	MUG	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA	-	20*	-	dB
Noise Figure (see Fig. 1)	NF	V <sub>G2S</sub> = +4 V, f = 200 MHz	_	3.5	6.0	dB
Magnitude of Forward Transadmittance	Yfs		_	12,000	_	μmho
Phase Angle of Forward Transadmittance	θ		_	-35	_	degrees
Input Resistance	r <sub>iss</sub>		-	1		kΩ
Output Resistance	ross		_	2.8	_	kΩ
Protective Diode Knee Voltage	V <sub>knee</sub>	$I_{diode}$ (reverse) = ±100 $\mu$ A	_	<u>±</u> 10	-	V

<sup>\*</sup>Limited only by practical design considerations.

Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the absolute Maximum Ratings are not exceeded.

<sup>♣</sup>Three-terminal measurement with Gate No.2 and Source returned to guard terminal.

<sup>&</sup>lt;sup>†</sup>Capacitance between Gate No.1 and all other terminals



#Ferrite bead (4); Pyroferric Co. "Carbonyl J" 0.09 in OD; 0.03 in ID; 0.063 in thickness. Q = 40673 ▼ Disc ceramic. \* Tubular ceramic.

All resistors in ohms

All capacitors in pF

- C1: 1.8 8.7 pF variable air capacitor: E. F. Johnson Type 160-104, or equivalent.
- C2: 1.5 5 pF variable air capacitor: E. F. Johnson Type 160-102, or equivalent.
- C<sub>3</sub>: 1 10 pF piston-type variable air capacitor: JFD Type VAM-010; Johanson Type 4335, or equivalent.
- C4: 0.8-4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent.
- L<sub>1</sub>: 4 turns silver-plated 0.02-in thick, 0.075-0.085 in wide, copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.80 in.
- L<sub>2</sub>: 4-1/2 turns silver-plated 0.02 in thick, 0.085-0.095in wide, 5/16-in; ID Coil = .90 in long.

Fig. 1. 200 MHz power gain and noise figure test circuit




Fig. 2. NF vs. VG2S




Fig. 3. NF vs. ID




Fig. 4. Gps vs. VG2S




Fig. 5. MAG vs. f




Fig. 6. ID vs. VG1S




Fig. 7. ID vs. VG2S

Typical y Parameters vs. V<sub>DS</sub>




Fig. 8. yis vs. VDS




Fig. 9. yos vs. VDS




Fig. 10. Yfs vs. VDS





Fig. 11. yrs vs. VDS

# Typical y Parameters vs. ID







Fig. 12. yis vs. ID








Fig. 14. Yfs vs. ID

Fig. 15. yrs vs. ID

Typical y Parameters vs. VG2S




Fig. 16. yis vs. VG2S




Fig. 17. yos vs. VG2S




Fig. 18. yfs vs. VG2S




Fig. 19. yrs vs. VG2S

# Typical y Parameters vs. Frequency




Fig. 20. y is vs. frequency




Fig. 21. y<sub>OS</sub> vs. frequency




Fig. 22. yfs vs. frequency




Fig. 23. y<sub>rs</sub> vs. frequency




Fig. 24 gfs and ID vs. VG2S




Fig. 25. gfs vs. VG1S




Fig. 26. g<sub>fs2</sub> vs. V<sub>G2S</sub>

# **TERMINAL DIAGRAM**

# **OPERATING CONSIDERATIONS**


The flexible leads of the 40819 are usually soldered to the circuit elements. As in the case of any high-frequency semi-conductor device, the tips of soldering irons MUST be grounded.



LEAD 1 - DRAIN LEAD 2 - GATE No.2 LEAD 3 - GATE No.1

LEAD 4 - SOURCE, SUBSTRATE, AND CASE

# DIMENSIONAL OUTLINE JEDEC TO-72



	INC	HES	MILLIN		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	.170	.210	4.32	5.33	
$\phi$ b	.016	.021	.406	.533	2
$\phi$ b <sub>2</sub>	.016	.019	.406	.483	2
$\phi D$	.209	.230	5.31	5.84	
$\phi D_1$	.178	.195	4.52	4.95	
e ·	.100 1	ī.P.	2.5	4	
e1	.050	Г.Р.	1.2	4	
h		.030		.762	
j	.036	.046	.914	1.17	
k	.028	.048	.711	1.22	3
t	.500		12.70		2
4	(	.050		1.27	2
12	.250		6.35	6.35	
a	45º 1	.P.	45	4, 6	

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads)  $\phi$ b<sub>2</sub> applies between 1<sub>1</sub> and 1<sub>2</sub>.  $\phi$ b applies between 1<sub>2</sub> and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in 1<sub>1</sub> and beyond .500" (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter .019" (.483 mm) measured in gaging plane .054" (1.37 mm) + .001" (.025 mm) – .000" (.000 mm) below the seating plane of the product shall be within .007" (.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.


92CS-17444



# **MOS Field-Effect Transistors**

**N-Channel Depletion Types** 

40820-40821



# Silicon Dual-Insulated - Gate Field-Effect Transistors

With Integrated Gate-Protection Circuits For VHF-TV Tuner Applications

40820 - RF Amplifier

40821 - Mixer

# **Device Features**

- back-to-back diodes protect each gate against handling and in-circuit transients
- high forward transconductance:  $g_{fs} = 12,000 \mu \text{mho (typ.)}$
- high unneutralized RF power gain: G<sub>ps</sub> = 17 dB (typ.) at 200 MHz (40820)
- low VHF noise figure: 3.5 dB (typ.) at 200 MHz (40820)
- low gate leakage currents: IG1SS & IG2SS = 50 nA

RCA-40820 and 40821 are n-channel silicon, depletion type, dual-insulated-gate, MOS♠ field-effect transistors for RF amplifier (40820) and mixer (40821) applications in VHF-TV receivers and other commercial equipment operating at frequencies up to 250 MHz.

These devices designed for VHF performance, provide excellent power gain, low-noise figures and have wide dynamic range. The dual-gate feature offers good cross-modulation performance over the AGC range and reduces feedback capacitance by shielding Gate No. 1 from the drain. The very low feedback capacitance also eliminates the need for circuit neutralization and reduces local oscillator feed-through to the antenna.

Virtually no AGC power is required because of the high gate input resistance of the MOS FET types. Automatic AGC delay can be achieved with a very slight change in the input impedance by the application of AGC voltage to Gate No. 2.

#### Performance Features

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET s
- wide dynamic range permits large-signal handling before overload
- virtually no agc power required
- dual gate permits simplified AGC circuitry

The dual-gate arrangement also makes it possible to isolate the local oscillator signal from the incoming signal by applying each signal to a separate gate.

Integral back-to-back diodes protect the gates against damage in normal handling and usage by limiting transient voltages that exceed  $\pm 10$  volts. The 40820 and 40821 are hermetically sealed in metal JEDEC TO-72 packages.

<sup>▲</sup> Metal-Oxide-Semiconductor.

Maximum Ratings Continuous Working Voltage $^{\#}$ , at $T_A = 25^{\circ}C$ :	40820	40821	
Gate No. 1-to-Source Voltage, V <sub>G1S</sub>	-6 to +3	-4.5 to +3	V
Gate No. 2-to-Source Voltage, V <sub>G2S</sub> 6 to	o +6 or 40% of V <sub>DS</sub> ever value is less)	-4.5 to +4.5 or -4.5 to 40% of V <sub>DS</sub> (whichever value is less)	v
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub> ·····	+20	+20	V
Absolute Maximum Values, at $T_A = 25^{\circ}C$ :			
Drain-to-Source Voltage, V <sub>DS</sub>	-0.2 to +20	-0.2 to +20	V
Gate Terminal Current, IG1S or IG2S	±100	±100	μA
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub> ·····	+26	+24.5	v
Drain Current, ID	50	50	mΑ
Transistor Dissipation:			
At T <sub>A</sub> up to 25°C	330	330	mW
At T <sub>A</sub> above 25°C	derate lin	early 2.2 mW/°C	
Ambient Temperature Range:		1	
Operating and Storage	-65 to +175	-65 to +175	°C
Lead Temperature (During Soldering):			•
At distances 1/32 in from seating			
surface for 10 s max	265	265	°C

<sup>#</sup> Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the Absolute Maximum Ratings are not exceeded.

# ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C

							LIMITS			
CHARACTERISTICS	SYMBOLS	TEST CO	NDITIONS		408	20	408	321		UNITS
				Min.	Тур.	Max.	Min.	Typ.	Max.	
Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> =	50 μA,V <sub>G2S</sub> = +4 V	-	-1	-3	-	-1	-3	V
Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> =	$50  \mu \text{A,V}_{\text{G1S}} = 0$		-1	-3		-1	-3	V
Gate-to-Source Forward Breakdown Voltage: Gate No. 1	V <sub>(BR)G1SSF</sub>	G1SSF = G2SSF =	V <sub>G2S</sub> = V <sub>DS</sub> = 0	_	9	_	_	11	-	V
Gate No. 2	V <sub>(BR)G2SSF</sub>	100 μΑ	V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	_	-	11	_	V
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1	V <sub>(BR)G1SSR</sub>	G1SSR =	V <sub>G2S</sub> = V <sub>DS</sub> = 0	_	9	_	_	11	-	V
Gate No. 2	V <sub>(BR)G2SSR</sub>	100 μΑ	V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	_	11	-	٧
			V <sub>G1S</sub> = 6 V	-	-	50	-	T -	-	nΑ
Gate No. 1-Terminal Forward Current	<sup>1</sup> G1SSF	V <sub>DS</sub> = V <sub>G2S</sub> = 0	V <sub>G1S</sub> = 4.5 V	-	-	-	-	-	50	nΑ
Gate No. 1-Terminal Reverse Current		V <sub>DS</sub> = V <sub>G2S</sub> = 0	V <sub>G1S</sub> = -6 V	-	-	50	-	-	-	nA
Gate No. 1- Terminal Neverse Current	<sup>I</sup> G1SSR	VDS VG2S V	$V_{G1S} = -4.5 \text{ V}$					-	50	nA
Gate No. 2-Terminal Forward Current	<sup>1</sup> G2SSF	V <sub>DS</sub> = V <sub>G1S</sub> = 0	V <sub>G2S</sub> = 6 V	_		50	_		_	nA
date 140. 2 Ferminal Forward Garrent			V <sub>G2S</sub> = 4.5 V	_	-	_	-	<u> </u>	50	nA
			V <sub>G2S</sub> =-6 V	-	_	50	-	_	_	nA
Gate No. 2-Terminal Reverse Current	<sup>I</sup> G2SSR	V <sub>DS</sub> = V <sub>G1S</sub> = 0	V <sub>G2S</sub> = -4.5 V	-	-	-	-	-	50	nA
Zero-Bias Drain Current	I <sub>DS</sub>	V <sub>DS</sub> = +15 V, V <sub>G1</sub>	S = 0, V <sub>G2S</sub> = +4 V	0.5	8	15	0.5	8	20	mA
Forward Transconductance (Gate No. 1-to-Drain)	9fs		f = 1 kHz	-	12000	-	-	12000	_	μmho
Small-Signal, Short-Circuit Input Capacitance◆	Ciss			-	6	8.5	-	6	9	pΕ
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1) ♣	C <sub>rss</sub>	V <sub>DS</sub> = +15 V I <sub>D</sub> = 10 mA	f = 1 MHz	0.005	0.02	0.03	0.005	0.02	0.04	рF
Small-Signal, Short-Circuit Output Capacitance	Coss	V <sub>G2S</sub> = +4 V	l	-	2	-	-	2	-	pF
Power Gain (see Fig. 6)	G <sub>PS</sub>			14	17	-	-	-	-	dB
Noise Figure (see Fig. 6)	NF		f = 200 MHz	-	4.5	6	-	-	-	dB
Conversion Gain	G <sub>PS(C)</sub>		f = 200/44 MHz	-	-	-	11	-	-	dB

<sup>♦</sup> Capacitance between Gate No. 1 and all other terminals.

<sup>•</sup> Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

# TYPICAL CHARACTERISTICS




Fig. 1  $-I_D$  vs.  $V_{G1S}$  for types 40820 and 40821.




Fig. 3 -  $I_D$  vs.  $V_{DS}$  for types 40820 and 40821.




Fig. 2  $-I_D$  vs.  $V_{G2S}$  for types 40820 and 40821.





Fig.  $4 - G_{PS(C)}$  vs.  $V_{IO}$  for type 40821.



O = 40821

- ▼ Disc. ceramic.
- \* Tubular ceramic.


All resistors in ohms

All capacitors in pF

- C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.
  - C3: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010. Johanson Type 4335, or equivalent.
  - C<sub>4</sub>: 0.9-7 pF compression-type capacitor: ARCO 400 or equivalent.
  - L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding.
  - L2: Ohmite Z-235 RF choke or equivalent
  - L<sub>3</sub>: J. W. Miller Co. #4580 0.1  $\mu$ H RF choke or equivalent.

Note: If  $50\Omega$  meter is used in place of sweep detector, a low pass filter must be provided to eliminate local oscillator voltage from load.

Fig. 5 - Conversion power gain test circuit for type 40821.



#Ferrite bead (4); Pyroferric Co. "Carbonyl J" 0.09 in OD; 0.03 in ID; 0.063 in thickness, Q = 40820 ▼ Disc ceramic.

▼ Disc ceramic.
\* Tubular ceramic

All resistors in ohms

All capacitors in pF

- C<sub>1</sub>: 1.8 8.7 pF variable air capacitor: E. F. Johnson Type 160-104, or equivalent.
- C2: 1.5 5 pF variable air capacitor: E, F, Johnson Type 160-102, or equivalent.
- $\begin{array}{lll} \text{C}_3\colon & 1\ -\ 10\ \text{pF}\ \text{piston-type variable air capacitor: JFD} \\ & \text{Type VAM-010; Johanson Type 4335, or equivalent.} \end{array}$
- $C_4\colon -0.8-4.5 \ pF$  piston type variable air capacitor: Erie 560-013 or equivalent.
- L1: 4 turns silver-plated 0.02-in thick, 0.075-0.085 in wide, copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.80 in.
- L2: 4-1/2 turns silver-plated 0.02 in thick, 0.085-0.095 in wide; 5/16-in; ID Coil  $\approx$  0.90 in. long.

Fig. 6 – 200 MHz power gain and noise figure test circuit for type 40820.

Table 1 - y parameters vs. frequency

0.14.5.4.675.0071.00	0)////	FR	EQUEN	CY (MH	z)	LINUTO
CHARACTERISTICS	SYMBOL	50	100	200	250	UNITS
Y Parameters Input Conductance	g <sub>is</sub>	0.08	0.33	1.0	1.6	mmho
Input Susceptance	b <sub>is</sub>	1.8	3.6	7.5	9.8	mmho
Magnitude Forward Transadmittance	y <sub>fs</sub>	12	12	12	12.3	mmho
Angle of Forward Transadmittance	<yfs< td=""><td>-2</td><td>-13</td><td>-35</td><td>-45</td><td>degrees</td></yfs<>	-2	-13	-35	-45	degrees
Output Conductance	g <sub>os</sub>	0.10	0.18	0.36	0.42	mmho
Output Susceptance	bos	0.5	1.0	2.0	2.6	mmho
Magnitude of Reverse Transadmittance	y <sub>rs</sub>	8	12	25	40	μmho
Angle of Reverse Transadmittance	<y<sub>rs</y<sub>	-88	-73	-25	-10	degrees

# TEST CONDITIONS: Drain-to-Source Volts ( $V_{DS}$ ) = 15, Drain Milliamperes ( $I_D$ ) = 10, Gate No.2-to-Source Volts ( $V_{G2S}$ ) = 4

# TYPICAL CHARACTERISTICS




Fig. 7 –  $g_{fs}$  vs.  $V_{G2S}$  for types 40820 and 40821.




Fig. 8 -  $g_{fs}$  vs.  $V_{G1S}$  for types 40820 and 40821.





Fig. 9 -  $G_{PS}$  vs.  $V_{AGC}$  for type 40820.

# TYPICAL y PARAMETERS

# y parameters vs. VDS






Fig. 12 - Y fs vs. VDS




Fig. 11 - Yos vs. VDS




Fig. 13 - Yrs vs. VDS

# y parameters vs. ID





Fig. 14 - Yis vs. 1D



# TYPICAL v PARAMETERS




Fig. 16 - Y fs vs. 1D




Fig. 17 - y<sub>rs</sub> vs. 1<sub>D</sub>

# y parameters vs. VG2S




Fig. 18 - Y is vs. V G2S




Fig. 19 - Yos vs. VG2S




Fig. 20 - yfs vs. VG2S





Fig. 21 - Yrs vs. VG2S

# **OPERATING CONSIDERATIONS**

The flexible leads of the 40820 and 40821 are usually soldered to the circuit elements. As is the case with any

high-frequency semiconductor device, the tips of soldering irons MUST be grounded.

# DIMENSIONAL OUTLINE - JEDEC TO-72



	INC	HES	MILLIMETERS			
SYMBOL	MIN.	MAX.	MIN.	MIN. MAX.		
Α	.170	.210	4.32	5.33		
φb	.016	.021	.406	.533	2	
≎b <sub>2</sub>	.016	.019	.406	.483	2	
φD	.209	.230	5.31	5.84		
φD <sub>1</sub>	.178	.195	4.52	4.95		
e	.100 T	Г.Р.	2.5	2.54 T.P.		
e1	.050	Г.Р.	1.2	4		
h		.030		.762		
j	.036	.046	.914	1.17		
k	.028	.048	.711	1.22	3	
1	.500		12.70		2	
11		.050		1.27	2	
12	.250		6.35		2	
a	45º 1	Г.Р.	45	4, 6		

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads)  $\phi b_2$  applies between  $l_1$  and  $l_2$ .  $\phi b$  applies between 12 and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in I<sub>1</sub> and beyond .500" (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter .019" (.483 mm) measured in gaging plane .054" (1.37 mm) + .001" (.025 mm) - .000" (.000 mm) below the seating plane of the product shall be within .007" (.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.

# **TERMINAL DIAGRAM**



LEAD 1 - DRAIN LEAD 2 - GATE No.2

LEAD 3 - GATE No.1


LEAD 4 - SOURCE, SUBSTRATE, AND CASE



# **MOS Field-Effect Transistors**

**N-Channel Depletion Types** 

40822-40823



# Silicon Dual-Insulated - Gate Field-Effect Transistors

With Integrated Gate-Protection Circuits

For FM Tuner Applications

40822 - RF Amplifier

40823 - Mixer

# **Device Features**

- back-to-back diodes protect each gate against handling and in-circuit transients
- high forward transconductance:  $g_{fs}$  = 12,000  $\mu$ mho (typ.)
- high unneutralized RF power gain: Gps = 24 dB (typ.) at 100 MHz (40822)
- low VHF noise figure: 2 dB (typ.) at 100 MHz (40822)
- low gate leakage currents: IG1SS & IG2SS = 50 nA at T<sub>A</sub> = 25°C

RCA-40822 and 40823 are n-channel silicon, depletion type, dual-insulated-gate, field-effect transistors for RF amplifier (40822) and mixer (40823) applications in FM receivers and other commercial equipment operating at frequencies up to 150 MHz.

These devices designed for VHF performance, provide excellent power gain, low-noise figures and have wide dynamic range. The dual-gate feature offers good cross-modulation performance over the AGC range and reduces feedback capacitance by shielding Gate No. 1 from the drain. The very low feedback capacitance also eliminates the need for circuit neutralization and reduces local oscillator feed-through to the antenna.

Virtually no power is required in AGC utilizing the 40822 and 40823. In addition, these devices minimize input impedance variations and automatically achieve AGC delay when AGC is applied to Gate No. 2. The dual-gate

#### Performance Features

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's
- wide dynamic range permits large-signal handling before overload
- virtually no agc power required
- greatly reduces spurious responses in FM receivers
- dual gate permits simplified AGC circuitry

arrangement also makes it possible to isolate the local oscillator signal from the incoming signal by applying each signal to a specific gate.

Back-to-back diodes, diffused directly into the MOS pellet, protect the gates against damage in normal handling and usage by limiting transient voltages that exceed +10 volts. The 40822 and 40823 are hermetically sealed in metal JEDEC TO-72 packages.

Maximum Ratings Continuous Working Voltage $^{\#}$ , at $T_A = 25^{\circ}C$ :	40822	40823	
Gate No. 1-to-Source Voltage, VG1S	-6 to +3	-4.5 to +3	V
Gate No. 2-to-Source Voltage, V <sub>G2S</sub> 6 to +6	or 40% of VDS	-4.5 to +4.5 or 40% of VDS (whichever value is less)	v
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub>		+20	V
Absolute Maximum Values, at $T_A = 25^{\circ}C$ :			
Drain-to-Source Voltage, VDS	-0.2 to +18	-0.2 to +18	V
Gate Terminal Current, IG1S or IG2S	±100	±100	μA
Drain-to-Gate Voltage, VDG1 or VDG2	+24	+22.5	v
Drain Current, ID	50	50	mΑ
Transistor Dissipation:		1	
At TA up to 25°C	330	330	mW
At T <sub>A</sub> above 25°C		ly 2.2 mW/°C	
Ambient Temperature Range:		ľ	
Operating and Storage	-65 to +175	-65 to +175	°C
Lead Temperature (During Soldering):			_
At distances 1/32 in from seating		}	
surface for 10 s max.	265	265	°C

<sup>#</sup> Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the Absolute Maximum Ratings are not exceeded.

# ELECTRICAL CHARACTERISTICS, at TA = 25°C

				LIMITS						
CHARACTERISTICS	SYMBOLS	TEST CO	TEST CONDITIONS Min		40822			40823		UNITS
					Тур.	Max.	Min.	Тур.	Max.	
Gate No. 1-to-Source Cutoff Voltage	VG1S(off)	V <sub>DS</sub> = +15 V, I <sub>D</sub> =	50 μA,V <sub>G2S</sub> = +4 V	-	-2	<b>-4</b>	-	-2	_4	٧
Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> =	50 μA,V <sub>G1S</sub> = 0	1	– 2	4	_	– 2	- 4	>
Gate-to-Source Forward Breakdown Voltage: Gate No. 1	V <sub>(BR)G1SSF</sub>	<sup>I</sup> G1SSF = <sup>I</sup> G2SSF =	V <sub>G2S</sub> = V <sub>DS</sub> = 0	_	9	-	_	11	_	٧
Gate No. 2	V(BR)G2SSF	100 μΑ	V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	_	11	-	٧
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1	V <sub>(BR)G1SSR</sub>	G1SSR =	V <sub>G2S</sub> = V <sub>DS</sub> = 0	_	9	_	_	11	_	٧
Gate No. 2	V <sub>(BR)</sub> G2SSR	100 μΑ	V <sub>G1S</sub> = V <sub>DS</sub> = 0	_	9	_	-	11		٧
0. N 17 : 15 10 .	1.		V <sub>G1S</sub> = 6 V	1	-	50	_	-	-	nA
Gate No. 1-Terminal Forward Current	<sup>I</sup> G1SSF	V <sub>DS</sub> = V <sub>G2S</sub> = 0	V <sub>G1S</sub> = 4.5 V	-		-	_	-	50	nA
Gate No. 1-Terminal Reverse Current		V <sub>DS</sub> = V <sub>G2S</sub> = 0	V <sub>G1S</sub> = -6 V	1	_	50		-		nΑ
Gate No. 1-1 erminal Reverse Current	<sup>I</sup> G1SSR	*DS *G2S *	$V_{G1S} = -4.5 \text{ V}$				_		50	nΑ
Gate No. 2-Terminal Forward Current	I <sub>G2SSF</sub>	V <sub>DS</sub> = V <sub>G1S</sub> = 0	V <sub>G2S</sub> = 6 V			50	-	-	-	nΑ
Gute 110. 2 Terminal Contact Content	'GZSSF	*DS *GIS *	V <sub>G2S</sub> = 4.5 V	_	_	-	-	<u> </u>	50	nΑ
			V <sub>G2S</sub> = -6 V	_	-	50	-	Ī -	1	nΑ
Gate No. 2-Terminal Reverse Current	G2SSR	V <sub>DS</sub> = V <sub>G1S</sub> = 0	V <sub>G2S</sub> = ~4.5 V	-	-	-		Ī -	50	nΑ
Zero-Bias Drain Current	IDS	V <sub>DS</sub> = +15 V, V <sub>G1</sub>	S = 0,V <sub>G2S</sub> = +4 V	5	15	30	5	15	35	mA
Forward Transconductance (Gate No. 1-to-Drain)	9 <sub>fs</sub>		f = 1 kHz	_	12000	_	_	12000		μmho
Small-Signal, Short-Circuit Input Capacitance	C <sub>iss</sub>			-	6.5	9.5	-	6.5	10	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1)   ■	C <sub>rss</sub>	V <sub>DS</sub> = +15 V I <sub>D</sub> = 10 mA	f = 1 MHz	0.005	0.020	0.030	0.005	0.025	0.045	pF
Small-Signal, Short-Circuit Output Capacitano	C <sub>oss</sub>	V <sub>G2S</sub> = +4 V		-	2	-	-	2	-	pF
Power Gain (see Fig. 5)	G <sub>PS</sub>	1 525		19	24	-	-	-	1	dB
Noise Figure (see Fig. 5)	NF		f = 100 MHz	_	2	3.5	_	I -	-	dB
Conversion Gain	G <sub>PS(C)</sub>		f = 100 to 10.7 MHz	-	_	l -	14	18	_	dB

<sup>†</sup> Capacitance between Gate No. 1 and all other terminals.

<sup>•</sup> Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

40822, 40823 \_\_\_\_\_\_ File No. 465

# TYPICAL CHARACTERISTICS FOR TYPES 40822 AND 40823






Fig. 2 - ID vs. VG2S





- C<sub>1</sub>: 1.3-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.
- C2: 2.7-19.6 pF variable air capacitor: E.F. Johnson Type 160-110 or equivalent.
- C3: 80 pF max. compression-type capacitor: Arco 405 or equivalent
- L<sub>1</sub>: 8 turns No. 22 wire on 1/4" diameter air core. One turn spacing between windings. Tapped at one turn from low end.
- L<sub>2</sub>: 37 turns No. 34 wire on 3/16" diameter air core. Unloaded Q = 63
- Q: 40823.

Fig. 4 - 100/10.7-MHz conversion power gain test circuit for type 40823.




Fig. 5 - 100-MHz power gain and noise figure test circuit for type 40822.

# TYPICAL CHARACTERISTICS FOR TYPES 40822 AND 40823




Fig. 6 - gfs vs. VG1S




Fig. 7 - gfs2 vs. VG2S

# TYPICAL y PARAMETERS FOR TYPES 40822 and 40823

# y Parameters vs. VDS




Fig. 8 - yis vs. VDS




Fig. 9 - yos vs. VDS




Fig. 10 - yfs vs. VDS




Fig. 11 - yrs vs. VDS

# y Parameters vs. ID




Fig. 12 - yis vs. ID




Fig. 13 - yos vs. ID

# TYPICAL y PARAMETERS FOR TYPES 40822 and 40823




Fig. 14 - yfs vs. ID




Fig. 15 - yrs vs. ID

# y Parameters vs. VG2S




Fig. 16 - yis vs. VG2S




Fig. 17 - yos vs. VG2S




Fig. 18 - yfs vs. VG2S





Fig. 19 - yrs vs. VG2S

#### **OPERATING CONSIDERATIONS**

The flexible leads of the 40820 and 40821 are usually soldered to the circuit elements. As is the case with any

high-frequency semiconductor device, the tips of soldering irons MUST be grounded.

#### DIMENSIONAL OUTLINE - JEDEC TO-72



	INC	HES	MILLIN		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	.170	.210	4.32	5.33	
$\phi$ b	.016	.021	.406	.533	2
$\phi$ b <sub>2</sub>	.016	.019	.406	.483	2
$\phi \mathbf{D}$	.209	.230	5.31	5.84	
$\phi D_1$	.178	.195	4.52	4.95	ĺ
е	.100 1	Г.Р.	2.5	4 T.P.	4
e1	.050	r.p.	1.2	4	
h	1 .	.030		.762	
j	.036	.046	.914	1.17	
k	.028	.048	.711	1.22	3
- 1	.500		12.70		2
4		.050		1.27	2
12	.250		6.35		2
a	45° T	P	459	4,6	

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads)  $\phi$ b<sub>2</sub> applies between I<sub>1</sub> and I<sub>2</sub>.  $\phi$ b applies between I<sub>2</sub> and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in I<sub>1</sub> and beyond .500" (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter .019" (.483 mm) measured in gaging plane .054" (1.37 mm)  $\pm$  .001" (.025 mm) - .000" (.000 mm) below the seating plane of the product shall be within .007" (.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.

# **TERMINAL DIAGRAM**



LEAD 1 - DRAIN

LEAD 2 - GATE No.2

LEAD 3 - GATE No.1


LEAD 4 - SOURCE, SUBSTRATE AND CASE



# **MOS Field-Effect Transistors**

**N-Channel Depletion Types** 

40841



# Silicon Dual-Insulated Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits

General-Purpose Economy Type for Applications from DC to 500 MHz

# Applications:

- DC amplifiers
- RF amplifiers
- mixers
- IF amplifiers
- video amplifiersdifferential amplifiers
- frequency multipliers
- choppers
- voltage-controlled attenuators
- constant-current source
- voltage regulators
- telemetry & multiplex
- servo amplifiers
- **■** proximity switches
- RCA-40841\* is an n-channel silicon, depletion type, dualinsulated gate, field-effect transistor intended for generalpurpose applications from DC to frequencies up to 500 MHz.

This MOS/FET provides excellent power gain, linear-circuit operation and has a wide dynamic operating range. Its square-law characteristics result in low cross-modulation performance over the AGC range. Its dual-gate construction reduces feedback capacitance by shielding Gate No. 1 from the drain, and makes it possible to isolate the local oscillator signal from the incoming signal by applying the two signals to separate gates. The very low feedback capacitance of this device eliminates the need for neutralization in circuits using the dual-gate configuration. Use of the device in the RF input stage of a receiver reduces local oscillator feed-through to the antenna. The 40841 requires negligible AGC power, provides automatic delay when AGC is applied to Gate No. 2. and exhibits slight input impedance variations during AGC functioning. The device has exceptionally high input impedance, an attribute for timing-circuit design.

Back-to-back diodes are fabricated on the same monolithic silicon pellet as the MOS/FET to protect the gates against damage due to electrostatic charges frequently encountered during normal handling. These back-to-back diodes also function as "transient trappers" by limiting in-circuit transient voltages that exceed ±10 volts.

Maximum ratings and electrical characteristics are included in the data for operation of the 40841 as the equivalent of a single-gate device. For single-gate operation, connect Gate No. 1 (Term. 2) to Gate No. 2 (Term. 3), as shown in the Terminal Diagrams on Page 2. The 40841 MOS/FET is hermetically sealed in the metal JEDEC TO-72 package.

The following dual-gate MOS/FET types are specified for applications requiring premimum-grade performance: 3N200, 3N187, 40673, 40819, 40820, 40821, 40822, and 40823.

- phase splitters
- thyristor trigger circuits
- industrial timers long time delays

#### Device Features:

- back-to-back diodes protect gate insulation against damage due to static changes frequently encountered during handling
- high forward transconductance:  $g_{fs} = 12,000 \mu mho$  (typ.)
- high power gain: Gps = 32 dB (typ.) at 44 MHz
- gate leakage currents: IG1SS and IG2SS = 60 nA (max.) at T<sub>A</sub> = 25°C
- high input impedance
- excellent thermal stability

#### Performance Features:

- superior cross-modulation performance and greater dynamic range than bipolar and junction-gate FETs
- wide dynamic range permits large-signal handling before overloading
- virtually no agc power required
- greatly reduced spurious responses in AM and FM receivers
- dual-gate configuration permits simplified AGC circuitry
- operates at frequencies to 500 MHz without neutralization in circuits utilizing the dual-gate configuration
- operates up to UHF with low-noise performance


Detailed information, utilizing RCA dual-gate protected MOS/FETs in RF applications, is given in the following RCA Application Notes: AN-4431 "RF Applications of the Dual-Gate MOS/FET up to 500 MHz" and AN-4018 "Design of Gate-Protected MOS Field-Effect Transistors".

<sup>\*</sup> Formerly Developmental Type TA8242.

Maximum Ratings	Dual-Gate Configuration	Single-Gate Configuration	
Absolute Maximum Values, at $T_A = 25^{\circ}C$ :			
Drain-to-Source Voltage, VDS	-0.2 to +18	-0.2 to +18	V
Gate Terminal Current, IG1S or IG2S	±100	-	μΑ
Gate Terminal Current, IGS		±100	μΑ
Drain-to-Gate Voltage, VDG1 or VDG2	+24	-	V
Drain-to-Gate Voltage, VDG	_	+24	V
Drain Current, ID	50	50	mA
Transistor Dissipation:			
At T <sub>A</sub> up to 25 <sup>o</sup> C	330	330	mW
At Тд above 25 <sup>o</sup> C	derate linearly 2.2	2 mW/ <sup>o</sup> C	
Ambient Temperature Range:			
Operating and Storage	-65 to +175	-65 to +175	°C
Lead Temperature (During Soldering):	ļ		
At distances 1/32 in from seating surface for 10 s max	265	265	°C
Continuous Working Voltage $^{\#}$ , at $T_{\mathcal{A}}$ = 25°C:			
Gate No. 1-to-Source Voltage, VG1S	-4.5 to +3	-	\ \
Gate No. 2-to-Source Voltage, VG2S	-4.5 to +4.5 or 40% of VDS (whichever value is less)	-	V
Gate-to-Source Voltage, VGS	_	-4.5 to +3	/ v
Drain-to-Gate Voltage, VDG1 or VDG2	+20	_	l v
Drain-to-Gate Voltage, V <sub>DG</sub>	_	+20	V


<sup>#</sup>Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the Absolute Maximum Ratings are not exceeded.

# **TERMINAL DIAGRAMS**



# **DUAL-GATE CONFIGURATION**

LEAD 1-DRAIN LEAD 2-GATE No.2 LEAD 3-GATE No.1 LEAD 4-SOURCE SUBSTRATE AND CASE



# SINGLE-GATE CONFIGURATION

LEAD 1-DRAIN LEADS-2 AND 3-GATE LEAD 4-SOURCE, SUBSTRATE AND CASE

# ELECTRICAL CHARACTERISTICS, at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONI	DITIONS	DU	C(IAL-GA	LIM ONFIGU TE	JRATIC	ON GLE-GA	ATE	UNITS
						MAX.	MIN.	TYP.	MAX.	
Gate-to-Source Cutoff Voltage:										
Dual-Gate (No. 1)	VG1S(off)	VDS = +15 V, ID = 50 μA, VG2S = +4 V		-	-2	_	-	_	_	V
Dual-Gate (No. 2)	VG2S(off)	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 50	μA, VG1S = 0	_	-2	_	-	-	-	V
Single Gate	VGS(off)	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 50	μΑ	_		_	-	-1.6	-	V
Gate-to-Source Forward Breakdown Voltage:		G1SSF =								
Dual-Gate (No. 1)	V(BR)G1SSF	G2SSF =	V <sub>G2S</sub> = V <sub>DS</sub> = 0	-	9	_	-	-	_	v
Dual-Gate (No. 2)	V(BR)G2SSF	100μΑ	VG1S = VDS = 0	-	9	_	-	_	-	V
Single-Gate	V(BR)GSSF	IGSSF = 100µA, VDS	= 0		-	_	-	9	-	V
Gate-to-Source Reverse Breakdown Voltage:		G1SSR =								
Dual-Gate (No. 1)	V(BR)G1SSR	IG2SSR =	VG2S = VDS = 0	-	9	_	-	-	-	v
Dual-Gate (No. 2)	V(BR)G2SSR	100μΑ	VG1S = VDS = 0		9		-	-	_	V
Single-Gate	V(BR)GSSR	IGSSR = 100 µA, VDS	= 0	_	_	-	-	9		V
Gate Terminal Forward Current:										
Dual-Gate (No. 1)	IG1SSF	VDS = VG2S = 0, VG1S = 6 V		_	_	60	_	] _	-	nA
Dual Gate (No. 2)	IG2SSF	V <sub>DS</sub> = V <sub>G1S</sub> = 0, V <sub>G2S</sub> = 6 V		_		60	_	-	-	nA
Single-Gate	IGSSF	V <sub>DS</sub> = 0, V <sub>GS</sub> = 6 V		-		_	-	-	120	nA
Gate Terminal Reverse Current:										
Dual-Gate (No. 1)	IG1SSR	VDS = VG2S = 0, VG	IS = -6 V	_	_	60	_	-	-	nA
Dual-Gate (No. 2)	IG2SSR	VDS = VG1S = 0, VG	2S = -6 V	_	-	60	-	_	-	nA
Single-Gate	IGSSR	VDS = 0, VGS = -6 V		-		-	-	-	120	nΑ
Zero-Bias Drain Current:										
Dual-Gate	IDS	V <sub>DS</sub> = +15 V, V <sub>G1S</sub> =	0, VG2S = +4 V	-	10	-	-	-	-	mA
Single-Gate	IDSS	V <sub>DS</sub> = +15 V, V <sub>GS</sub> =	0	-	-	_	-	3.7	-	mA
Forward Transconductance (Gate-to-Drain)						•				
Dual-Gate	9fs		1 kHz	-	12000	-	-	-	-	μmho
Single-Gate	9fs					-	-	7000	-	μmho
Small-Signal, Short-Circuit Input Capacitance†	Ciss		f = 1 MHz	-	6.5	-	-	11	-	ρF
Small-Signal, Short-Circuit, Reverse Transfer	C <sub>rss</sub>	V <sub>DS</sub> = +15 V	T = I MHZ	_	0.02			0.54		ρF
Capacitance (Drain-to-Gate-No. 1)♣		ID = 10 mA								
Small-Signal, Short-Circuit Output Capacitance	Coss			_	2		<u> </u>	2		pF
Audio Spot Noise Figure*		V <sub>G2S</sub> = +4 V				1		1		l I
Dual-Gate	NF	1. 0.0	f = 1 kHz		0.46		-	-		dB
Single-Gate	NF		f = 1 kHz	_				0.29		dB
Power Gain	Gps		44 MHz	_	32			-		dB
Conversion Gain	Gps(C)				24	-	-	-	-	dB

- † Capacitance between Gate No. 1 and all other terminals (Dual-Gate), Gate and all other terminals (Single-Gate)
- ♦ Three-terminal measurement with Gate No. 2 and Source returned to guard terminal (Dual-Gate)

\* Noise Figure = 
$$10 \log_{10} \left[ 1 + \frac{e_n^2}{4 \text{ KT BW R}_g} \right]$$
 where  $K = 1.38 \times 10^{-23}$ ;  $T = Temperature in OKelvin; BW = Bandwidth in Hz;  $R_g = Generator resistance$$ 

# **Symbol Definitions**

IDS	Zero bias drain current, dual-gate connection	V(BR)G2SSF	Gate 2-to-source forward breakdown voltage, all other
IDSS	Zero bias drain current, single-gate connection		terminals shorted to source
IG1SS	Gate 1-to-source leakage current, all other terminals shorted to source	V(BR)G1SSR	Gate 1-to-source reverse breakdown voltage, all other terminals shorted to source
I <sub>G2SS</sub>	Gate 2-to-source leakage current, all other terminals shorted to source	V <sub>(BR)</sub> G2SSR	Gate 2-to-source reverse breakdown voltage, all other terminals shorted to source
<sup>1</sup> GSS	Gate-to-source leakage current (single gate), all other terminals shorted to source	V <sub>(BR)</sub> GSSF	Gate-to-source forward breakdown voltage (single gate), all other terminals shorted to source
V <sub>(BR)G1SSF</sub>	Gate 1-to-source forward breakdown voltage, all other terminals shorted to source	V <sub>(BR)</sub> GSSR	Gate-to-source reverse breakdown voltage (single gate), all other terminals shorted to source

# TYPICAL CHARACTERISTICS FOR 40841 IN DUAL-GATE CONFIGURATION




Fig.1-ID vs. VG1S.




Fig.3-ID vs. VDS.




Fig.5-gfs2 vs. VG2S.




Fig.2-ID vs. VG2S.




Fig.4-gfs vs. VG1S.




Fig.6-en vs. f.

# TYPICAL CHARACTERISTICS FOR 40841 IN SINGLE-GATE CONFIGURATION (Terminals 2 and 3 tied together to comprise effective single-gate)





Fig.11—Typical differential amplifier utilizing the 40841 in the vertical input stage of a solid-state oscilloscope.

# SOLID-STATE TIMER FOR INDUSTRIAL APPLICATIONS



- Cornell-Dubilier Electronics—Type MMW or equivalent.

  R controls duration of time delay. At R = 60 MΩ up to 5-minute delay (IRC resistor, Type CGH or equivalent)
- This circuit can also be used at supply voltages of 240 V AC and 24V AC (60Hz) by changing the values of R1 and Q3.
- TIMING CIRCUIT CHARACTERISTICS
- $T_A = -25^{\circ}C \text{ to } +60^{\circ}C$
- Accuracy: ±10% (over temperature)
- Repeatability: ±3% (at 25°C)
  Reset Time: Less than 150 ms

- V<sub>DRM</sub> = 60V
- I<sub>GT</sub> = 200μA I<sub>T</sub> = 0.8 A
- D3:  $I_R = 1 \text{ nA}$   $V_R = 60 \text{ V}$


Fig.12—Typical timing circuit utilizing the 40841 in a single-gate configuration.

# **OPERATING CONSIDERATIONS**

The flexible leads of the 40841 are usually soldered to the circuit elements. As in the case with any high-frequency

semiconductor device, the tips of soldering irons MUST be grounded.

# **DIMENSIONAL OUTLINE-JEDEC TO-72**



			$\overline{}$		
	INCHES		MILLI	1	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	.170	.210	4.32	5.33	
φb	.016	.021	.406	.533	2
$\phi$ b <sub>2</sub>	.016	.019	.406	.483	2
φD	.209	.230	5.31	5.84	ļ
φ <b>D</b> 1	.178	.195	4.52	4.52 4.95	
e	.100 T.P.		2.54 T.P.		4
e1	.050 T.P.		1.27 T.P		4
h		.030	.762		
j	.036	.046	.914	1.17	
k	.028	.048	.711	1.22	3
1 1	.500		12.70		2
4		.050		1.27	
12	.250		6.35		2
а	45° T.P.		45° T.P.		4, 6

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads)  $\phi$ b<sub>2</sub> applies between I<sub>1</sub> and I<sub>2</sub>.  $\phi$ b applies between I<sub>2</sub> and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in I<sub>1</sub> and beyond .500" (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter .019" (.483 mm) measured in gaging plane .054" (1.37 mm) + .001" (.025 mm) - .000" (.000 mm) below the seating plane of the product shall be within .007" (.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline



# **MOS Field-Effect Transistors**

40673

RCA-40673 is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor.

Special back-to-back diodes are diffused directly into the MOS\* pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately ±10 volts. This protects the gates against damage in all normal handling and usage.

A feature of the back-to-back diode configuration is that it allows the 40673 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the low junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

The excellent overall performance characteristics of the RCA-40673 make it useful for a wide variety of rf-amplifier applications at frequencies up to 400 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The two gate arrangement of the 40673 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and ac-grounding Gate No. 2. The reduced capacitance allows operation at maximum gain without neutralization; and, of special importance in rf-amplifiers, it reduces local oscillator feedthrough to the antenna.

The 40673 is hermetically sealed in the metal JEDEC TO-72 package.

<sup>\*</sup>Metal-Oxide-Semiconductor.

Maximum Ratings, Absolute-Maximum Values	, at $T_A = 25^{\circ}C$	
DRAIN-TO-SOURCE VOLTAGE, V <sub>DS</sub> GATE No.1-TO-SOURCE VOLTAGE, V <sub>G1S</sub> :	-0.2 to +20	\
Continuous (dc)	-6 to +1	,
Peak acGATE No.2-TO-SOURCE VOLTAGE, VG2S:	-6 to +6	`
Continuous (dc)6 1	o 30% of V <sub>DS</sub>	\
Peak ac DRAIN-TO-GATE VOLTAGE,	-6 to +6	١
V <sub>DG1</sub> OR V <sub>DG2</sub>	+20	\
DRAIN CURRENT, ID	50	mΑ
At ambient   up to 25°C temperatures   above 25°C	330 derate linearly at 2.2 mW/ <sup>O</sup> C	mV
AMBIENT TEMPERATURE RANGE: Storage and Operating6 LEAD TEMPERATURE (During soldering): At distances 21/32 inch from	5 to +175	°C
seating surface for 10 seconds max.	265	°C

# SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTOR

# N-Channel Depletion Type With Integrated Gate-Protection Circuits For RF Amplifier Applications up to 400 MHz



JEDEC TO-72

# **APPLICATIONS**

- RF amplifier, mixer, and IF amplifier in military, industrial, and consumer communications equipment
- aircraft and marine vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

# PERFORMANCE FEATURES

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET s
- wide dynamic range permits large-signal handling before overload
- · dual-gate permits simplified agc circuitry
- virtually no agc power required
- greatly reduces spurious responses in fm receivers
- · permits use of vacuum-tube biasing techniques
- · excellent thermal stability

# **DEVICE FEATURES**

- back-to-back diodes protect each gate against handling and in-circuit transients
- low gate leakage currents ——
   IG1SS & IG2SS = 20 nA(max.) at T<sub>A</sub> = 25°C
- high forward transconductance ——
  gfs = 12,000 μmho (typ.)
- high unneutralized RF power gain
   G<sub>DS</sub> = 18 dB(typ.) at 200 MHz
- low VHF noise figure —— 3.5 dB(typ.) at 200 MHz

# ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C unless otherwise specified

0114.04.075.0107100	SYMBOLS TEST CONDITIONS	TEST CONDITIONS	LIMITS			
CHARACTERISTICS		TEST CONDITIONS	Min.	Тур.	Max.	UNITS
Gate-No.1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	$V_{DS} = +15V$ , $I_{D} = 200 \mu A$ $V_{G2S} = +4V$	_	-2	-4	٧
Gate-No.2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200μA V <sub>G1S</sub> = 0	_	-2	-4	٧
Gate-No.1-Leakage Current	I <sub>G1SS</sub>	V <sub>G1S</sub> = +1 or-6 V V <sub>DS</sub> = 0, V <sub>G2S</sub> = 0	_	-	50	nA
Gate-No.2-Leakage Current	I <sub>G2SS</sub>	V <sub>G2S</sub> = ±6V V <sub>DS</sub> = 0, V <sub>G1S</sub> = 0	-	_	50	nA
Zero-Bias Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = +15V V <sub>G2S</sub> = +4V V <sub>G1S</sub> = 0	5	15	35	mA
Forward Transconductance (Gate-No.1-to-Drain)	9fs	V <sub>DS</sub> = +15V, I <sub>D</sub> = 10mA V <sub>G2S</sub> = +4V, f = 1kHz	_	12,000	_	μ <b>mh</b> o
Small-Signal, Short-Circuit Input Capacitance †	C <sub>iss</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 10mA	_	6	_	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No.1)	C <sub>rss</sub>	V <sub>G2S</sub> = +4V, f=1MHz	0.005	0.02	0.03	pF
Small-Signal, Short-Circuit Output Capacitance	Coss		_	2.0	_	pF
Power Gain (see Fig. 1)	G <sub>PS</sub>		14	18	_	dB
Maximum Available Power Gain	MAG		_	20	_	dB
Maximum Usable Power Gain (unneutralized)	MUG		_	20*	_	dB
Noise Figure (see Fig. 1)	NF			3.5	6.0	dB
Magnitude of Forward Transadmittance	Yfs	V <sub>DS</sub> = +15V, I <sub>D</sub> = 10mA V <sub>G2S</sub> = +4V, f = 200 MHz	_	12,000	-	μ <b>mh</b> o
Phase Angle of Forward Trans- admittance	θ	-	-	-35	-	degrees
Input Resistance	r <sub>iss</sub>		_	1.0	-	kΩ
Output Resistance	ross		_	2.8	-	kΩ
Protective Diode Knee Voltage	V <sub>knee</sub>	IDIODE(REVERSE)=±100μA	_	±10		>


<sup>\*</sup>Limited only by practical design considerations.

# **OPERATING CONSIDERATIONS**

The flexible leads of the 40673 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.

<sup>&</sup>lt;sup>†</sup>Capacitance between Gate No. 1 and all other terminals

Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.



#Ferrite bead (4); Pyroferric Co. "Carbonyl J" 0.09 in. OD; 0.03 in. ID; 0.063 in. thickness.

Q = 40673 ▼ Disc ceramic.

0.09 in. OD; 0.03 in. ID; 0.063 in. thickness

\*Tubular ceramic.

All capacitors in pF

 $^{\mathrm{C}}$  1: 1.8 - 8.7 pF variable air capacitor: E.F. Johnson Type 160-104, or equivalent.

 $C_2$ : 1.5 - 5 pF variable air capacitor: E.F. Johnson Type 160-102, or equivalent.

C<sub>3</sub>: 1- 10 pF piston-type variable air capacitor: JFD Type VAM-010; Johanson Type 4335, or equivalent.

C<sub>4</sub>: 0.8 – 4.5 pF piston type variable air capacitor:Erie 560-013 or equivalent.

L<sub>1</sub>: 4 turns silver-plated 0.02-in, thick,0.075-0.085-in, wide,copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.80 in.

 $L_2$ :  $4\frac{1}{2}$  turns silver-plated 0.02-in. thick, 0.085-0.095-in. wide, 5/16-in. ID. Coil  $\thickapprox$  .90 in. long.

Fig. 1. 200 MHz Power gain and noise figure test circuit




Fig. 2. NF vs. VG2S




Fig. 4. Gps vs. VG2S




Fig. 3. NF vs. In






Fig. 5. MAG. vs. f




Fig. 6. ID vs. VG1S




Fig. 7. ID vs. VG2S

# Typical y Parameters vs. VDS




Fig. 8. yis vs. VDS





Fig. 9. yos vs. VDS






Fig. 11. y<sub>rs</sub> vs. V<sub>DS</sub>

# Typical y Parameters vs. ID




Fig. 12. yis vs. ID




Fig. 13. yos vs. ID




Fig. 14. Yfs vs. ID




Fig. 15. y<sub>rs</sub> vs. I<sub>D</sub>

#### Typical y Parameters vs. VG2S




Fig. 16. yis vs. VG2S




Fig. 17. yos vs. VG2S




Fig. 18. yfs vs. VG2S




Fig. 19. y<sub>rs</sub> vs. V<sub>G2S</sub>

#### Typical y Parameters vs. Frequency




Fig. 20. yis vs. frequency




Fig. 21. y<sub>os</sub> vs. frequency




Fig. 22. yfs vs. frequency




Fig. 23. y<sub>rs</sub> vs. frequency




Fig. 24. gfs and ID vs. VG2S




Fig. 25. gfs vs. V<sub>G1S</sub>





Fig. 26. gfs<sub>2</sub> vs. V<sub>G2S</sub>

## DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in Inches and Millimeters


Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019"  $(0.482 \, \text{mm})$  at a guaging plane of 0.054"  $(1.372 \, \text{mm}) + 0.001$ "  $(0.025 \, \text{mm}) - 0.000$ "  $(0.000 \, \text{mm})$  below seating plane shall be within 0.007"  $(0.177 \, \text{mm})$  at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

#### TERMINAL DIAGRAM



LEAD 1-DRAIN LEAD 2-GATE No. 2 LEAD 3-GATE No. 1 LEAD 4-SOURCE, SUBSTRATE AND CASE

# **Guide to RCA Solid-State Devices**

Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No. Page	Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No. Page
TA144 TA145 TA146 TA147 TA148	RECT RECT RECT RECT RECT	1N536 1N537 1N538 1N539 1N540	3 3 3 3	SSD-206A 265 SSD-206A 265 SSD-206A 265 SSD-206A 265 SSD-206A 265	TA1216 TA1217 TA1222 TA1225 TA1614	RECT RECT SCR SCR PWR	1N1189A 1N1190A 2N3228 2N3525 2N301	38 38 114 114 14	SSD-206A 332 SSD-206A 332 SSD-206A 161 SSD-206A 161 SSD-204A 572
TA149 TA1000 TA1003 TA1004 TA1005	RECT RECT RECT RECT RECT	1N1095 1N547 1N440B 1N441B 1N442B	3 5 5 5	SSD-106A 265 SSD-206A 265 SSD-206A 262 SSD-206A 262 SSD-206A 262	TA1614A TA1680G TA1680G TA1863 TA1883	PWR PWR PWR RF RF	2N301A 40050 40051 2N1491 2N1492	14 14 14 10 10	SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-205A 22 SSD-205A 22
TA1006 TA1007 TA1008 TA1011 TA1012	RECT RECT RECT RECT RECT	1N443B 1N444B 1N445B 1N2859A 1N2860A	5 5 91 91	SSD-206A 262 SSD-206A 262 SSD-206A 262 SSD-206A 280 SSD-206A 280	TA1884 TA1844A TA1910A TA1928A TA1931	PWR PWR PWR PWR PWR	2N2015 2N2016 2N697 2N3731 2N1183	12 12 16 14 14	SSD-204A 500 SSD-204A 500 SSD-204A 472 SSD-204A 572 SSD-204A 572
TA1013	RECT	1N2861A	91	SSD-206A 280	TA1931A	PWR	2N1183A	14	SSD-204A 572
TA1014	RECT	1N2862A	91	SSD-206A 280	TA1931B	PWR	2N1183B	14	SSD-204A 572
TA1015	RECT	1N2863A	91	SSD-206A 280	TA1932	PWR	2N1184	14	SSD-204A 572
TA1016	RECT	1N2864A	91	SSD-206A 280	TA1932A	PWR	2N1184A	14	SSD-204A 572
TA1049	RECT	1N248C	6	SSD-206A 326	TA1932B	PWR	2N1184B	14	SSD-204A 572
TA1050 TA1051 TA1052 TA1053 TA1054	RECT RECT RECT RECT RECT	1N249C 1N250C 1N1195A 1N1196A 1N1197A	6 6 6 6	SSD-206A 326 SSD-206A 326 SSD-206A 326 SSD-206A 326 SSD-206A 326	TA1936 TA1936A TA1945 TA1945A TA1946	PWR PWR PWR PWR PWR	2N1066 2N1397 2N1479 2N1480 2N1481	14 14 135 135 135	SSD-204A 572 SSD-204A 572 SSD-204A 474 SSD-204A 474 SSD-204A 474
TA1055	RECT	1N1198A	6	SSD-206A 326	TA1946A	PWR	2N1482	135	SSD-204A 474
TA1066	RECT	1N2858A	91	SSD-206A 280	TA1947	PWR	2N1483	137	SSD-204A 479
TA1076	RECT	1N1199A	20	SSD-206A 320	TA1947A	PWR	2N1484	137	SSD-204A 479
TA1077	RECT	1N1200A	20	SSD-206A 320	TA1948	PWR	2N1485	137	SSD-204A 479
TA1078	RECT	1N1202A	20	SSD-206A 320	TA1948A	PWR	2N1486	137	SSD-204A 479
TA1079	RECT	1N1203A	20	SSD-206A 320	TA1949	PWR	2N1487	139	SSD-204A 484
TA1080	RECT	1N1204A	20	SSD-206A 320	TA1949A	PWR	2N1488	139	SSD-204A 484
TA1081	RECT	1N1205A	20	SSD-206A 320	TA1950	PWR	2N1489	139	SSD-204A 484
TA1082	RECT	1N1206A	20	SSD-206A 320	TA1950A	PWR	2N1490	139	SSD-204A 484
TA1085	RECT	1N1183A	38	SSD-206A 332	TA1951	RF	2N1493	10	SSD-205A 22
TA1086	RECT	1N1184A	38	SSD-206A 332	TA1986	PWR	2N699	22	SSD-204A 320
TA1087	RECT	1N1186A	38	SSD-206A 326	TA2045	PWR	2N1906	14	SSD-204A 572
TA1095	RECT	1N1197A	6	SSD-206A 268	TA2046	PWR	2N1905	14	SSD-204A 572
TA1096	RECT	1N3194	41	SSD-206A 268	TA2047	PWR	2N2147	14	SSD-204A 572
TA1111	RECT	1N3193	41	SSD-206A 268	TA2048	PWR	2N2148	14	SSD-204A 572
TA1112	RECT	1N3195	41	SSD-206A 268	TA2049	PWR	2N1700	141	SSD-204A 489
TA1113	RECT	1N3196	41	SSD-206A 268	TA2050	PWR	2N1701	141	SSD-204A 489
TA1120	RECT	1N3253	41	SSD-206A 268	TA2051	PWR	2N1702	141	SSD-204A 489
TA1121	RECT	1N3254	41	SSD-206A 268	TA2053	PWR	2N1613	106	SSD-204A 323
TA1122	RECT	1N3255	41	SSD-206A 268	TA2053A	PWR	2N1711	26	SSD-204A 328
TA1123	RECT	1N3256	41	SSD-206 268	TA2053B	PWR	2N2102	106	SSD-204A 323
TA1133	RECT	1N1612	18	SSD-206A 315	TA2083	PWR	2N3730	14	SSD-204A 572
TA1134	RECT	1N1613	18	SSD-206A 315	TA2188	PWR	2N3732	14	SSD-204A 572
TA1135	RECT	1N1614	18	SSD-206A 315	TA2192A	PWR	2N2270	24	SSD-204A 338
TA1136	RECT	1N1615	18	SSD-206A 315	TA2199	PWR	2N2338	141	SSD-204A 489
TA1137	RECT	1N1616	18	SSD-206A 315	TA2235	PWR	2N1893	34	SSD-204A 332
TA1171	SCR	2N681	96	SSD-206A 233	TA2235A	PWR	2N2405	34	SSD-204A 332
TA1172	SCR	2N682	96	SSD-206A 233	TA2267	RF	2N2631	32	SSD-205A 26
TA1173	SCR	2N683	96	SSD-206A 233	TA2275	PWR	2N2895	143	SSD-204A 342
TA1174	SCR	2N684	96	SSD-206A 233	TA2276	PWR	2N2896	143	SSD-204A 342
TA1175	SCR	2N685	96	SSD-206A 233	TA2277	PWR	2N2897	143	SSD-204A 342
TA1176	SCR	2N686	96	SSD-206A 233	TA2302	PWR	2N718A	14	SSD-204A 572
TA1177	SCR	2N687	96	SSD-206A 233	TA2303	PWR	2N720A	14	SSD-204A 572
TA1178	SCR	2N688	96	SSD-206A 233	TA2307	RF	2N3375	386	SSD-205A 50
TA1179	SCR	2N689	96	SSD-206A 233	TA2311	RF	2N2876	32	SSD-205A 26
TA1182 TA1195 TA1197 TA1198 TA1204	RECT RECT RECT RECT SCR	1N3563 1N3756 1N3754 1N3755 2N1842A	41 39 39 39 28	SSD-206A 268 SSD-206A 258 SSD-206A 258 SSD-206A 258 SSD-206A 221	TA2333 TA2358 TA2358A TA2363 TA2388	RF RF RF RF	2N2857 2N918 2N3600 2N3839 2N3229	61 83 83 229 50	SSD-205A 31 SSD-205A 18 SSD-205A 18 SSD-205A 67 SSD-205A 43
TA1205 TA1206 TA1207 TA1208 TA1209	SCR SCR SCR SCR SCR	2N1843A 2N1844A 2N1845A 2N1846A 2N1847A	28 28 28 28 28 28	SSD-206A 221 SSD-206A 221 SSD-206A 221 SSD-206A 221 SSD-206A 221	TA2402A TA2403A TA2412 TA2412A TA2442	PWR PWR PWR PWR SCR	2N3054 2N3055 2N2869 2N2870 2N3870	527 524 14 14 578	SSD-204A 20 SSD-204A 28 SSD-204A 572 SSD-204A 572 SSD-206A 243
TA1210	SCR	2N1848A	28	SSD-206A 221	TA2444	SCR	2N3871	578	SSD-206A 243
TA1211	SCR	2N1849A	28	SSD-206A 221	TA2447	SCR	2N3872	578	SSD-206A 243
TA1212	SCR	2N1850A	28	SSD-206A 221	TA2458	PWR	2N3439	64	SSD-204A 222
TA1214	RECT	1N1187A	38	SSD-206A 332	TA2462	RF	2N3118	42	SSD-205A 35
TA1215	RECT	1N1188A	38	SSD-206A 332	TA2463	RF	2N3119	44	SSD-205A 39

Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No. Page	Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No. Page
TA2468A	PWR	2N3442	528	SSD-204A 44	TA2774	SCR	2N4102	114	SSD-206A 161
TA2469A	PWR	2N3441	529	SSD-204A 36	TA2775	SCR	2N4103	116	SSD-206A 214
TA2470	PWR	2N3440	64	SSD-204A 222	TA2791	RF	2N5102	279	SSD-205A 111
TA2492	PWR	2N3263	54	SSD-204A 354	TA2792	RF	2N4933	249	SSD-205A 90
TA2493	PWR	2N3264	54	SSD-204A 354	TA2793	RF	2N5070	268	SSD-205A 98
TA2494	PWR	2N3265	54	SSD-204A 354	TA2800	RF	2N5109	281	SSD-205A 120
TA2495	PWR	2N3266	54	SSD-204A 354	TA2808	PWR	2N4348	526	SSD-204A 60
TA2501	RF	2N3262	56	SSD-205A 46	TA2809	PWR	2N4347	528	SSD-204A 44
TA2509	PWR	2N3878	299	SSD-204A 360	TA2819	PWR	2N5415	336	SSD-204A 437
TA2509A	PWR	2N3879	299	SSD-204A 360	TA2819A	PWR	2N5416	336	SSD-204A 437
TA2510	PWR	2N3583	138	SSD-204A 229	TA2827	RF	2N5071	269	SSD-205A 103
TA2511	PWR	2N3584	138	SSD-204A 229	TA2828	RF	2N4932	249	SSD-205A 90
TA2512	PWR	2N3585	138	SSD-204A 229	TA2834	TRI	40575	300	SSD-206A 105
TA2515	SCR	2N690	96	SSD-206A 233	TA2835	TRI	40576	300	SSD-206A 105
TA2544	PWR	2N3772	525	SSD-204A 52	TA2836	TRI	2N5441	593	SSD-206A 127
TA2551	RF	2N3553	386	SSD-205A 50	TA2837	TRI	2N5442	593	SSD-206A 127
TA2579	RECT	1N1341B	58	SSD-206A 317	TA2838	TRI	2N5444	593	SSD-206A 127
TA2580	RECT	1N1342B	58	SSD-206A 317	TA2839	TRI	2N5445	593	SSD-206A 127
TA2581	RECT	1N1344B	58	SSD-206A 317	TA2840	MOS/FET	3N128	309	SSD-201A 568
TA2582	RECT	1N1345B	58	SSD-206A 317	TA2845	RECT	1N5214	245	SSD-206A 286
TA2583	RECT	1N1346B	58	SSD-206A 317	TA2845A	RECT	1N5213	245	SSD-206A 286
TA2584	RECT	1N1347B	58	SSD-206A 317	TA2845B	RECT	1N5212	245	SSD-206A 286
TA2585	RECT	1N1348B	58	SSD-206A 317	TA2845C	RECT	1N5211	245	SSD-206A 286
TA2586	RECT	1N1341RB	58	SSD-206A 317	TA2862	PWR	40421	14	SSD-204A 572
TA2587	RECT	1N1342RB	58	SSD-206A 317	TA2871	PWR	2N4240	138	SSD-204A 229
TA2588	RECT	1N1344RB	58	SSD-206A 317	TA2875	RF	2N4440	217	SSD-205A 85
TA2589	RECT	1N1345RB	58	SSD-206A 317	TA2892	TRI	40525	470	SSD-206A 27
TA2590	RECT	1N1346RB	58	SSD-206A 317	TA2829A	TRI	40528	470	SSD-206A 27
TA2591	RECT	1N1347RB	58	SSD-206A 317	TA2893	TRI	40526	470	SSD-206A 27
TA2592	RECT	1N1348RB	58	SSD-206A 317	TA2893A	TRI	40529	470	SSD-206A 27
TA2597	SCR	2N3528	114	SSD-206A 161	TA2894	TRI	40527	470	SSD-206A 27
TA2598	SCR	2N3669	116	SSD-206A 214	TA2894A	TRI	40530	470	SSD-206A 27
TA2600	RF	40282	68	SSD-205A 268	TA2911	PWR	2N5294	332	SSD-204A 76
TA2606	RF	2N3478	77	SSD-205A 58	TA2918	TRI	40485	352	SSD-206A 54
TA2616	RF	2N3632	386	SSD-205A 50	TA2919	TRI	40486	352	SSD-206A 54
TA2617	SCR	2N3529	114	SSD-206A 161	TA2920	PWR	2N4346	14	SSD-204A 572
TA2618	SCR	2N3670	116	SSD-206A 214	TA2921	PWR	40440	14	SSD-204A 572
TA2620	RF	40281	68	SSD-205A 268	TA2928	PWR	40439	14	SSD-204A 572
TA2621	SCR	2N3668	116	SSD-206A 214	TA5032	LIC	CA3000	121	SSD-201A 290
TA2644	MOS/FET	3N140	285	SSD-201A 610	TA5033	LIC	CA3001	122	SSD-201A 304
TA2645A	PWR	2N3773	526	SSD-204A 60	TA5035	LIC	CA3002	123	SSD-201A 258
TA2650	PWR	2N3771	525	SSD-204A 52	TA5037	LIC	CA3004	124	SSD-201A 318
TA2651	PWR	2N4036	216	SSD-204A 428	TA5112	LIC	CA3005	125	SSD-201A 324
TA2653	SCR	40553	306	SSD-206A 175	TA5112A	LIC	CA3006	125	SSD-201A 324
TA2654	SCR	40554	306	SSD-206A 175	TA5115B	LIC	CA3007	126	SSD-201A 331
TA2655	SCR	40555	306	SSD-206A 175	TA5124	LIC	CA3008	316	SSD-201A 507
TA2657	RF	40341	74	SSD-205A 295	TA5158	LIC	CA3015	316	SSD-201A 507
TA2657A	RF	40340	74	SSD-205A 295	TA5164	LIC	CD2150	308	SSD-201A 443
TA2658	RF	2N3866	80	SSD-205A 71	TA5165	LIC	CD2151	308	SSD-201A 443
TA2669	PWR	2N5039	367	SSD-204A 371	TA5166	LIC	CD2152	308	SSD-201A 443
TA2669A	PWR	2N5038	367	SSD-204A 371	TA5180	LIC	CA3010	316	SSD-201A 507
TA2670	PWR	2N4037	216	SSD-204A 428	TA5183	LIC	CA3033	360	SSD-201A 488
TA2670A	PWR	2N4314	216	SSD-204A 428	TA5183A	LIC	CA3033A	360	SSD-201A 488
TA2672	PWR	40462	14	SSD-204A 572	TA5213	LIC	CA3011	128	SSD-201A 264
TA2675	RF	2N5016	255	SSD-205A 94	TA5214	LIC	CA3012	128	SSD-201A 264
TA2676	TRI	40429	351	SSD-206A 41	TA5218	LIC	CA3023	243	SSD-201A 278
TA2685	TRI	40430	351	SSD-206A 41	TA5219	LIC	CA3021	243	SSD-201A 278
TA2692	RF	2N3733	72	SSD-205A 62	TA5220	LIC	CA3020	339	SSD-201A 270
TA2694	SCR	2N3896	578	SSD-206A 243	TA5222	LIC	CA3018	338	SSD-201A 204
TA2695	SCR	2N3897	578	SSD-206A 243	TA5222A	LIC	CA3018A	338	SSD-201A 204
TA2696	SCR	2N3898	578	SSD-206A 243	TA5225	LIC	CA3019	236	SSD-201A 162
TA2703A	PWR	40349	88	SSD-204A 129	TA5234	LIC	CA3013	129	SSD-201A 62
TA2705	SCR	2N3873	578	SSD-206A 243	TA5235	LIC	CA3014	129	SSD-201A 62
TA2707	SCR	2N3899	578	SSD-206A 243	<b>TA5236</b>	LIC	CA3022	243	SSD-201A 278
TA2710	RF	2N5108	280	SSD-205A 116	TA5253	LIC	CA3016	316	SSD-201A 507
TA2714 TA2728 TA2729 TA2733 TA2733A	RF. TRI TRI PWR PWR	2N4012 40431 40432 40319 40362	90 477 477 78 78	SSD-205A 75 SSD-206A 48 SSD-206A 48 SSD-204A 510 SSD-204A 510	TA5254 TA5261 TA5277 TA5278 TA5282	LIC LIC LIC LIC	CA3030 CD2153 CA3001 CA3029 CA3004	316 308 122 316 124	SSD-201A 507 SSD-201A 443 SSD-201A 304 SSD-201A 507 SSD-201A 318
TA2758 TA2761 TA2765 TA2765A TA2773	RF RF PWR PWR SCR	2N6093 40608 2N5239 2N5240 2N4101	484 356 321 321 114	SSD-205A 219 SSD-205A 332 SSD-204A 241 SSD-204A 241 SSD-206A 161	TA5315 TA5316 TA5317A TA5327C TA5333	LIC LIC LIC LIC	CA3043 CA3041 CA3042 CA3040 CA3036	331 318 319 363 275	SSD-201A 57 SSD-201A 90 SSD-201A 98 SSD-201A 284 SSD-201A 202

Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No. Page	Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No. Page
TA5334 TA5334 TA5345 TA5345A TA5346	LIC LIC LIC LIC	CA3035 CA3035V1 CA3028A CA3028B CA3015A	274 274 382 382 310	SSD-201A 74 SSD-201A 74 SSD-201A 344 SSD-201A 344 SSD-201A 516	TA5842 TA5855A TA5858 TA5866 TA5867V	LIC LIC LIC LIC COS/MOS	CA3088E CA3091D CA3081 CA3075 CD4023AK	560 534 480 429 479	SSD-201A 42 SSD-201A 417 SSD-201A 170 SSD-201A 53 SSD-203A 55
TA5347 TA5348 TA5349 TA5350 TA5351	LIC LIC LIC LIC LIC	CA3010A CA3030A CA3029A CA3016A CA3008A	310 310 310 310 310	SSD-201A 516 SSD-201A 516 SSD-201A 516 SSD-201A 516 SSD-201A 516	TA5867W TA5867X TA5872V TA5873V TA5876W	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4023AD CD4023AE CD4027AK CD4028AK CD4035AD	479	SSD-203A 55 SSD-203A 55 SSD-203A 129 SSD-203A 135 SSD-203A 173
TA5360 TA5369 TA5371B TA5385CV TA5401	LIC LIC LIC COS/MOS LIC	CA3044 CA3040 CA3062 CD4024AK CA3038	340 363 421 503 316	SSD-201A 78 SSD-201A 284 SSD-201A 401 SSD-203A 114 SSD-301A 507	TA5878W TA5884AV TA5884W TA5884AX TA5897X	COS/MOS COS/MOS COS/MOS COS/MOS LIC	CD4034AD CD4022AK CD4022AD CD4022AE CD2501E	575 479 479 479 392	SSD-203A 164 SSD-203A 109 SSD-203A 109 SSD-203A 109 SSD-201A 437
TA5401 TA5402 TA5402 TA5457 TA5458	LIC LIC LIC LIC LIC	CA3038A CA3037 CA3037A CA3045 CA3046	310 316 310 341 341	SSD-201A 516 SSD-201A 507 SSD-201A 516 SSD-201A 221 SSD-201A 221	TA5898X TA5899X TA5900X TA5912B TA5914C	LIC LIC LIC LIC	CD2503E CD2500E CD2502E CA3072 CA3068	392 392 392 468 467	SSD-201A 437 SSD-201A 437 SSD-201A 437 SSD-201A 143 SSD-201A 117
TA5460AV TA5507 TA5513 TA5516 TA5517C	COS/MOS LIC LIC LIC LIC	CD4016AK CA3050 CA3026 CA3039 CA3064	479 361 388 343 396	SSD-203A 78 SSD-201A 372 SSD-201A 336 SSD-201A 166 SSD-201A 84	TA5920V TA5920W TA5920X TA5925V TA5925W	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4025AK CD4025AD CD4025AE CD4029AK CD4029AD	479 479 503	SSD-203A 24 SSD-203A 24 SSD-203A 24 SSD-203A 140 SSD-203A 140
TA5519V TA5523A TA5537 TA5551 TA5553	COS/MOS LIC LIC COS/MOS COS/MOS	CD4008AK CA3048 CA3049T CD4000AK CD4007AK	377 611 479	SSD-203A 43 SSD-201A 250 SSD-201A 363 SSD-203A 24 SSD-203A 24	TA5925X TA5926V TA5926W TA5932 TA5940V	COS/MOS COS/MOS COS/MOS LIC COS/MOS	CD4029AE CD4036AK CD4036AD CA3090Q CD4030AK	613 613 502	SSD-203A 140 SSD-203A 181 SSD-203A 181 SSD-201A 36 SSD-203A 147
TA5554 TA5555 TA5556B TA5561 TA5562	COS/MOS COS/MOS COS/MOS LIC LIC	CD4001AK CD4002AK CD4006AK CA3047A CA3047	479	SSD-203A 24 SSD-203A 24 SSD-203A 31 SSD-201A 488 SSD-201A 488	TA5940W TA5940X TA5951V TA5951W TA5951X	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4030AD CD4030AE CD4038AK CD4038AD CD4038AE	503	SSD-203A 147 SSD-203A 147 SSD-203A 159 SSD-203A 159 SSD-203A 159
TA5578V TA5579V TA5580V TA5615A TA5625A	COS/MOS COS/MOS COS/MOS LIC LIC	CD4014AK CD4015AK CD4018AK CA3059 CA3066	479	SSD-203A 68 SSD-203A 73 SSD-203A 89 SSD-201A 380 SSD-201A 125	TA5957 TA5958 TA5959 TA5960 TA5963V	LIC LIC LIC LIC COS/MOS	CA3018L CA3039L CA3045L CA3054L CD4032AK	515 515 515 515 503	SSD-201A 545 SSD-201A 545 SSD-201A 545 SSD-201A 545 SSD-203A 159
TA5628C TA5634 TA5645 TA5649A TA5652V	LIC LIC LIC LIC COS/MOS	CA3089E CD2154 CA3060E CA3070 CD4019&K	561 402 537 468 479	SSD-201A 46 SSD-201A 455 SSD-201A 466 SSD-201A 143 SSD-203A 94	TA5963W TA5963X TA5964 TA5975 TA5978	COS/MOS COS/MOS LIC LIC LIC	CD4032AD CD4032AE CA3015L CA3028AL CA3084L	503 515	SSD-203A 159 SSD-203A 159 SSD-201A 545 SSD-201A 545 SSD-201A 545
TA5655 TA5660V TA5668V TA5672 TA5675V	LIC COS/MOS COS/MOS LIC COS/MOS	CA3051 CD4009AK CD4010AK CA3052 CD4013AK	479 387	SSD-201A 372 SSD-203A 48 SSD-203A 48 SSD-201A 28 SSD-203A 62	TA5979 TA5998 TA5999W TA6007W TA6010V	LIC LIC COS/MOS COS/MOS COS/MOS	CA3741L CA3083 CD4037AD CD4051AD CD4047AK	Prel.	SSD-201A 545 SSD-201A 174 SSD-203A 188 SSD-203A 245 SSD-203A 228
TA5677V TA5681V TA5682V TA5683V TA5684V	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4044AK CD4011AK CD4012AK CD4021AK CD4017AK	479 479 479	SSD-203A 214 SSD-203A 55 SSD-203A 55 SSD-203A 104 SSD-203A 84	TA6010W TA6010X TA6014 TA6018V TA6018W	COS/MOS COS/MOS LIC COS/MOS COS/MOS	CD4047AD CD4047AE CA3068 CD4026AK CD4026AD	Prel. 467 503	SSD-203A 228 SSD-203A 228 SSD-201A 117 SSD-203A 120 SSD-203A 120
TA5690X TA5702B TA5716W TA5718 TA5721X	LIC LIC COS/MOS LIC LIC	CD2501E CA3071 CD4057AD CA3054 CD2500E	392 468 Prel 388 392	SSD-201A 437 SSD-201A 143 SSD-203A 254 SSD-201A 336 SSD-201A 437	TA6018X TA6029 TA6031V TA6031W TA6031X	COS/MOS LIC COS/MOS COS/MOS COS/MOS	CD4026AE CA3741CT CD4041AK CD4041AD CD4041AE	503 531 572 572 572	SSD-203A 120 SSD-201A 501 SSD-203A 199 SSD-203A 199 SSD-203A 199
TA5733 TA5752 TA5757 TA5758B TA5776V	LIC LIC LIC LIC COS/MOS	CA3053 CA3067 CA3076 CA3085 CD4020AK	382 466 430 491 479	SSD-201A 344 SSD-201A 125 SSD-201A 70 SSD-201A 409 SSD-203A 99	TA6033 TA6037 TA5037A TA6044 TA6051	LIC LIC LIC LIC	CA3082 CA3748CT CA3748T CA3086 CA3079	480 531 531 483 490	SSD-201A 170 SSD-201A 501 SSD-201A 501 SSD-201A 234 SSD-201A 380
TA5785X TA5786X TA5790 TA5795 TA5797	LIC LIC LIC LIC LIC	CD2503E CD2502E CA3060D CA3058 CA3741T	392 392 537 490 531	SSD-201A 437 SSD-201A 437 SSD-201A 466 SSD-201A 380 SSD-201A 501	TA6062W TA6062X TA6065V TA6065W TA6065X	COS/MOS COS/MOS COS/MOS COS/MOS	CD4045AD CD4045AE CD4040AK CD4040AD CD4040AE	Prel. Prel. Prel.	SSD-203A 222 SSD-203A 222 SSD-203A 195 SSD-203A 195 SSD-203A 195
TA5799A TA5807 TA5814 TA5816 TA5820	LIC LIC LIC LIC	CA3084 CA3078T CA3065 CA3080 CA3541D	482 535 412 475 536	SSD-201A 178 SSD-201A 479 SSD-201A 106 SSD-201A 458 SSD-201A 429	TA6080V TA6080W TA6080X TA6081V TA6081W	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4043AK CD4043AD CD4043AE CD4044AK CD4044AD	590 590 590	SSD-203A 214 SSD-203A 214 SSD-203A 214 SSD-203A 214 SSD-203A 214

Developine	iii cai i vo										
Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No.	Page	Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No.	Page
TA6081X TA6084 TA6091 TA6094 TA6111	COS/MOS LIC LIC LIC LIC	CD4044AE CA3146AE CA3118AT CA3183AE CA3458T	590 532 532 532 531	SSD-203A SSD-201A SSD-201A SSD-201A SSD-201A	210 210 210	TA7149 TA7150 TA7151 TA7155 TA7156	MOS/FET MOS/FET MOS/FET PWR PWR	40600 40603 40604 2N5293 2N5295	333 334 334 332 332	SSD-201A SSD-201A SSD-201A SSD-204A SSD-204A	632 632 76
TA6111A TA6116V TA6116W TA6116X TA6119	LIC COS/MOS COS/MOS COS/MOS LIC	CA3558T CD4046AK CD4046AD CD4046AE CA3093E	Prel.	SSD-201A SSD-203A SSD-203A SSD-203A SSD-201A	224 224 224	TA7189 TA7199 TA7200 TA7201 TA7202	MOS/FET PWR PWR PWR PWR	40602 2N5036 2N5037 2N5034 2N5035	333 244 244 244 244	SSD-201A SSD-204A SSD-204A SSD-204A SSD-204A	68 68 68
TA6145V TA6145W TA6145X TA6153W TA6154W	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4039AK CD4039AD CD4039AE CD4052AD CD4053AD	613 613 Prel,	SSD-203A SSD-203A SSD-203A SSD-203A SSD-203A	181 181 245	TA7205 TA7238 TA7244 TA7262 TA7264	RF PWR MOS/FET MOS/FET PWR	2N5921 2N5262 3N139 40601 2N5954	427 313 284 333 435	SSD-205A SSD-204A SSD-201A SSD-201A SSD-204A	383 577 624
TA6157 TA6157A TA6164 TA6165A TA6181	LIC LIC LIC LIC LIC	CA3747CE CA3747E CA3094T CA3094AT CA3146E	531 531 598 598 532	SSD-201A SSD-201A SSD-201A SSD-201A SSD-201A	501 388 388	TA7265 TA7266 TA7270 TA7271 TA7272	PWR PWR PWR PWR PWR	2N5955 2N5956 2N5781 2N5782 2N5783	435 435 413 413 413	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	138 100 100
TA6182 TA6183 TA6220 TA6237V TA6237W	LIC LIC LIC COS/MOS COS/MOS	CA3118T CA3183E CA2111AE CD4054AK CD4054AD		SSD-201A SSD-201A SSD-201A SSD-203A SSD-203A	210 112 249	TA7274 TA7275 TA7279 TA7280 TA7281	MOS/FET MOS/FET PWR PWR PWR	3N141 3N143 2N6248 2N6247 2N6246	285 309 541 541 541	SSD-201A SSD-201A SSD-204A SSD-204A SSD-204A	568 153 153
TA6237X TA6238V TA6238W TA6238X TA6245V	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4054AE CD4055AK CD4055AD CD4055AE CD4058AK	Prel. Prel. Prel.	SSD-203A SSD-203A SSD-203A SSD-203A SSD-203A	249 249 249	TA7285 TA7289 TA7290 TA7291 TA7303	PWR PWR PWR PWR RF	2N5202 2N5784 2N5785 2N5786 2N5180	299 413 413 413 289	SSD-204A SSD-204A SSD-204A SSD-205A	100 100 100
TA6245W TA6246V TA6246W TA6246X TA6250V	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4058AD CD4049AK CD4049AD CD4049AE CD4048AK	599 599 599	SSD-203A SSD-203A SSD-203A SSD-203A SSD-203A	237 237 237	TA7306 TA7311 TA7312 TA7313 TA7314	MOS/FET PWR PWR PWR PWR	3N142 2N5496 2N5497 2N5494 2N5495	286 353 353 353 353	SSD-201A SSD-204A SSD-204A SSD-204A SSD-204A	85 85 85
TA6250W TA6250X TA6251V TA6251W TA6251X	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	CD4048AD CD4048AE CD4056AK CD4056AD CD4056AE	Prel. Prel. Prel.	SSD-203A SSD-203A SSD-203A SSD-203A SSD-203A	233 249 249	TA7315 TA7316 TA7317 TA7318 TA7319	PWR PWR PWR PWR RF	2N5492 2N5493 2N5490 2N5491 2N5179	353 353 353 353 288	SSD-204A SSD-204A SSD-204A SSD-204A SSD-205A	85 85 85 85
TA6265V TA6265W TA6265X TA6269X TA6270X	COS/MOS COS/MOS COS/MOS LIC LIC	CD4050AK CD4050AD CD4050AE CA3095E CA3096E	599	SSD-203A SSD-203A SSD-203A SSD-201A SSD-201A	237 237 240	TA7322 TA7323 TA7323A TA7327 TA7328	PWR PWR PWR RF RF	2N5189 2N5671 2N5672 JANTX-2N3 JANTX-2N3		SSD-204A SSD-204A SSD-204A 	395
TA6270AX TA6289X TA6289AX TA6309 TA6330T	LIC LIC LIC LIC LIC	CA3096AE CA3747CE CA3747E CA3049L CA3094AT	595 531 531 515 598	SSD-201A SSD-201A SSD-201A SSD-201A SSD-201A	501 501 545	TA7329 TA7337 TA7337A TA7344 TA7352	RF PWR PWR RF MOS/FET	JANTX-2N3 2N6032 2N6033 2N5919 3N153	3375 462 462 426 320	SSD-204A SSD-204A SSD-205A SSD-201A	401 4 165
TA7003 TA7005 TA7006 TA7007 TA7016	RF PWR PWR PWR PWR	2N5470 2N6249 2N6250 2N6251 2N5575	350 523 523 523 359	SSD-205A SSD-204A SSD-204A SSD-204A SSD-204A	276 276 276	TA7353 TA7354 TA7355 TA7358 TA7360	MOS/FET RF RF RF RF	3N152 JAN-2N444 JANTX-2N4 JANTX-2N5 JAN-2N507	1440 5071	SSD-201A   	588 - - - -
TA7017 TA7032 TA7047 TA7048 TA7048A	PWR MOS/FET RF RECT RECT	2N5578 3N138 2N4427 1N5218 1N5217	359 283 228 245 245	SSD-204A SSD-201A SSD-205A SSD-206A SSD-206A	573 79 286	TA7361 TA7362 TA7363 TA7364 TA7365	RF PWR PWR TRI TRI	40605 2N5297 2N5298 40668 40669	389 332 332 364 364	SSD-205A SSD-204A SSD-204A SSD-206A SSD-206A	76 76 73
TA7048B TA7048C TA7078 TA7079 TA7080	RECT RECT RF RF RF	1N5216 1N5215 40606 40577 40578	245 245 600 297 298	SSD-206A SSD-206A SSD-205A SSD-205A SSD-205A	286 325 305	TA7367 TA7374 TA7375 TA7381 TA7382	RF MOS/FET MOS/FET PWR PWR	2N5918 3N159 3N154 2N6098 2N6099	448 326 335 485 485	SSD-205A SSD-201A SSD-201A SSD-204A SSD-204A	618 596 111
TA7090 TA7121 TA7122 TA7124 TA7125	RF PWR PWR PWR PWR	JAN-2N3866 2N5320 2N5321 2N5322 2N5323	325 325 325 325 325	SSD-204A SSD-204A SSD-204A SSD-204A	389 389	TA7383 TA7384 TA8385 TA7386 TA7399	PWR PWR PWR PWR MOS/FET	2N6100 2N6101 2N6102 2N6103 40673	485 485 485 485 381	SSD-204A SSD-204A SSD-204A SSD-204A SSD-201A	111
TA7130 TA7130A TA7134 TA7137 TA7146	PWR PWR PWR PWR RF	2N5804 2N5805 2N6177 2N5296 2N5090	407 407 508 332 270	SSD-204A SSD-204A SSD-204A SSD-204A SSD-205A	247 268 76	TA7401 TA7403 TA7404 TA7405 TA7408	DIAC RF SCR SCR RF	45412 40836 40868 40869 2N5914	577 497 501 501 424	SSD-206A SSD-205A SSD-206A SSD-206A SSD-205A	336 200 200

Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No.	Page	Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No. Page	je
TA7409 TA7410 TA7411 TA7420 TA7426	RF PWR RF PWR TRI	2N5915 2N6212 2N5916 2N5840 2N5443	424 507 425 410 593	SSD-205A SSD-204A SSD-205A SSD-204A SSD-206A	443 154 253	TA7571 TA7579 TA7580 TA7581 TA7583	SCR TRI TRI TRI TRI	40755 40684 40685 40686 40671	418 414 414 414 459	SSD-206A 225 SSD-206A 22 SSD-206A 22 SSD-206A 22 SSD-206A 112	5 2 2 2
TA7427 TA7428 TA7429 TA7430 TA7431	TRI TRI TRI TRI TRI	2N5446 2N5567 2N5568 2N5571 2N5572	593 457 457 458 458	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	127 83 83 98 98	TA7584 TA7589 TA7590 TA7591 TA7592	TRI RF SCR SCR SCR	40672 2N5994 2N3650 2N3651 2N3652	459 453 408 408 408	SSD-206A 112 SSD-205A 202 SSD-206A 236 SSD-206A 236 SSD-206A 236	2 6 6
TA7434 TA7435 TA7441 TA7442 TA7443	SCR SCR TRI TRI RECT	40654 40655 40660 40661 40808	496 496 459 459 449	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	191 112 112	TA7593 TA7596 TA7597 TA7598 TA7599	SCR SCR SCR SCR SCR	2N3653 40746 40747 40748 40758	408 417 417 417 418	SSD-206A 206 SSD-206A 206 SSD-206A 206 SSD-206A 225	6 6 6
TA7444 TA7452 TA7453 TA7454 TA7455	RECT SCR SCR RECT RECT	40809 40640 40641 40642 40643	449 354 354 354 354	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	311 179 179 290 290	TA7600 TA7601 TA7602 TA7603 TA7604	SCR SCR TRI TRI TRI	40759 40760 40805 40806 40807	418 418 459 459 459	SSD-206A 225 SSD-206A 225 SSD-206A 112 SSD-206A 112 SSD-206A 112	5 2 2
TA7456 TA7461 TA7462 TA7463 TA7464	RECT TRI TRI SCR SCR	40644 40662 40663 40656 40657	354 459 459 496 496	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	290 112 112 191 191	TA7614 TA7615 TA7616 TA7617 TA7618	TRI TRI TRI TRI TRI	40779 40780 40781 40782 40783	443 443 443 443 443	SSD-206A 90 SSD-206A 90 SSD-206A 90 SSD-206A 90	0
TA7465 TA7466 TA7467 TA7468 TA7477	SCR SCR TRI TRI RF	40658 40659 40795 40797 2N5913	496 496 457 458 423	SSD-206A SSD-206A SSD-206A SSD-206A SSD-205A	191 191 83 98 142	TA7619 TA7620 TA7621 TA7625 TA7625A	TRI TRI TRI HYB HYB	40784 40785 40786 HC1000 HC2000	443 443 443 565 566	SSD-206A 90 SSD-206A 90 SSD-206A 550 SSD-204A 555	0
TA7479 TA7480 TA7481 TA7482 TA7483	TRI TRI TRI TRI TRI	2N5569 2N5570 40796 2N5573 2N5574	457 457 457 458 458	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	83 83 83 98 98	TA7626 TA7626A TA7642 TA7643 TA7644	HYB HYB TRI TRI TRI	HC1000H HC2000H 40775 40776 40777	565 566 443 443 443	SSD-204A 555 SSD-204A 555 SSD-206A 90 SSD-206A 90 SSD-206A 90	5 0 0
TA7484 TA7487 TA7500 TA7501 TA7502	TRI RF TRI TRI TRI	40798 2N5920 2N5754 2N5755 2N5756	458 440 414 414 414	SSD-206A SSD-206A SSD-206A SSD-206A	98 178 22 22 22	TA7645 TA7646 TA7647 TA7648 TA7649	TRI TRI TRI TRI TRI	40778 40787 40788 40790 40790	443 487 487 487 487	SSD-206A 90 SSD-206A 119 SSD-206A 119 SSD-206A 119	9 9 9
TA7503 TA7504 TA7505 TA7506 TA7507	TRI TRI TRI TRI SCR	2N5757 40688 40689 40690 40681	414 593 593 593 578	SSD-206A SSD-206A SSD-206A SSD-206A	22 127 127 127 242	TA7650 TA7651 TA7652 TA7653 TA7654	TRI TRI TRI TRI TRI	40791 40792 40793 40794 40769	487 487 487 487 441	SSD-206A 119 SSD-206A 119 SSD-206A 119 SSD-206A 35	9 9 9
TA7508 TA7509 TA7513 TA7530 TA7532	SCR SCR PWR PWR RF	40682 40683 2N5838 2N5839 2N5919A	578 578 410 410 505	SSD-206A SSD-206A SSD-204A SSD-204A SSD-205A	242	TA7655 TA7656 TA7657 TA7669 TA7670	TRI TRI TRI MOS/FET SCR	40770 40772 40772 3N187 40680	441 441 441 436 578	SSD-206A 35 SSD-206A 35 SSD-206A 35 SSD-201A 636 SSD-206A 242	5 5 6
TA7534 TA7543 TA7545 TA7546 TA7547	PWR SCR SCR SCR TRI	2N6354 RCA106Q RCA106Y RCA106F 40799	582 555 555 555 457	SSD-204A SSD-206A SSD-206A SSD-206A SSD-206A	415 150 150 150 83	TA7671 TA7672 TA7673 TA7679 TA7680	TRI TRI PWR RF RF	40773 40774 2N6078 40837 40941	442 442 492 497 554	SSD-206A 67 SSD-206A 67 SSD-204A 260 SSD-205A 336 SSD-205A 380	7 0 6
TA7548 TA7549 TA7550 TA7551 TA7552	TRI TRI TRI TRI TRI	40800 40801 40802 40803 40804	457 457 458 458 458	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	83 98 98 98 98	TA7684 TA7686 TA7706 TA7707 TA7719	MOS/FET RF RF RF PWR	3N200 40893 2N6105 2N6104 2N6211	437 514 504 504 507	SSD-201A 644 SSD-205A 342 SSD-205A 224 SSD-205A 224 SSD-204A 443	2 4 4
TA7553 TA7554 TA7555 TA7556 TA7557	SCR PWR PWR PWR PWR	40735 2N6178 2N6179 2N6180 2N6181	408 562 562 562 562	SSD-206A SSD-204A SSD-204A SSD-204A SSD-204A	407 407 407	TA7739 TA7740 TA7741 TA7742 TA7743	PWR PWR PWR PWR PWR	2N6175 2N6176 2N6107 2N6109 2N6111	508 508 488 488 488	SSD-204A 268 SSD-204A 268 SSD-204A 148 SSD-204A 148 SSD-204A 148	8 5 5
TA7560 TA7561 TA7562 TA7563 TA7564	SCR SCR SCR SCR SCR	40738 40739 40740 40750 40751	417 417 417 418 418	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	206 206 225 225	TA7752 TA7753 TA7754 TA7755 TA7756	TRI TRI TRI TRI TRI	40916 40917 40918 40919 40920	549 549 549 459 549	SSD-206A 134 SSD-206A 134 SSD-206A 134 SSD-206A 134	4
TA7565 TA7567 TA7568 TA7569 TA7570	SCR SCR SCR SCR SCR	40752 40742 40743 40744 40754	418 417 417 417 418	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	206 206 206	TA7757 TA7782 TA7783 TA7784 TA7802	TRI PWR PWR PWR RECT	40921 2N6292 2N6290 2N6288 44003	549 542 542 542 495	SSD-206A 134 SSD-204A 161 SSD-204A 161 SSD-206A 296	1

Dev. No.	Product Line	Comm.	File No.	DATA- BOOK Vol. No.	Page	Dev. No.	Product Line	Comm. No.	File No.	DATA- BOOK Vol. No.	Page
TA7803 TA7804 TA7805 TA7806 TA7821	RECT RECT RECT RECT SCR	44004 44005 44006 44007 40937	495 495 495 495 578	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	296 296 296	TA8202 TA8210 TA8211 TA8212 TA8231	PWR PWR PWR PWR PWR	2N6386 2N6106 2N6108 2N6110 2N6293	610 488 488 488 542	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	145 145 145
TA7823 TA7825 TA7852 TA7920 TA7921	SCR SCR RF RF RF	40938 40951 2N5917 2N5992 2N5993	578 578 425 451 452	SSD-206A SSD-206A SSD-205A SSD-205A SSD-205A	243 154 192	TA8232 TA8236 TA8241 TA8242 TA8247	PWR RF HYB MOS/FET PWR	2N6291 40936 HC3100 40841 40887	542 551 564 489 508	SSD-204A SSD-205A SSD-204A SSD-201A SSD-204A	371 563 673
TA7922 TA7923 TA7936 TA7937 TA7938	RF RF MOS/FET TRI TRI	2N5995 2N5996 40819 40922 40923	454 454 463 549 549	SSD-205A SSD-205A SSD-201A SSD-206A SSD-206A	213 650 134	TA8248 TA8249 TA8330 TA8344 TA8345	PWR PWR PWR RF RF	40885 40886 2N6213 40895 40895	508 508 507 548 548	SSD-204A SSD-204A SSD-204A SSD-205A SSD-205A	268 443 347
TA7939 TA7941 TA7943 TA7955 TA7957	TRI RF RF HYB HYB	40924 40934 40909 HC4005A HC4012A	549 550 547 571 571	SSD-206A SSD-205A SSD-205A SSD-204A SSD-204A	367 359 566	TA8346 TA8347 TA8348 TA8349 TA8352	RF RF PWR PWR PWR	40896 40897 2N6385 2N6383 2N6372	548 548 609 609 608	SSD-205A SSD-205A SSD-204A SSD-204A SSD-204A	347 455 455
TA7982 TA7985 TA7986 TA7987 TA7988	RF RECT RECT RECT SCR	40940 40958R 40959R 40960R 106A	553 580 580 580 555	SSD-205A SSD-206A SSD-206A SSD-206A SSD-206A	333 333 333	TA8353 TA8354 TA8357 TA8358 TA8397	PWR PWR TRI TRI PWR	2N6373 2N6374 40901 40902 HC4015A	608 608 540 540 571	SSD-204A SSD-204A SSD-206A SSD-206A SSD-204A	169 143 143
TA7989 TA7990 TA7991 TA7993 TA7994	SCR SCR SCR RF RF	106B 106C 106D 2N6265 2N6266	555 555 555 543 544	SSD-206A SSD-206A SSD-206A SSD-205A SSD-205A	150 150 231	TA8407 TA8425 TA8428 TA8429 TA8430	RF RF PWR PWR PWR	2N6268 R47M15 2N6254 2N6253 2N6258	546 605 524 524 525	SSD-205A SSD-205A SSD-204A SSD-204A SSD-204A	410 28 28
TA7995 TA7995A TA7996 TA7999 TA8000	RF RF RECT MOS/FET MOS/FET	2N6267 2N6269 44001 40820 40821	545 546 495 464 464	SSD-205A SSD-205A SSD-206A SSD-201A SSD-201A	249 296 658	TA8431 TA8432 TA8433 TA8434 TA8435	PWR PWR PWR PWR PWR	2N6257 2N6259 2N6261 2N6260 2N6262	525 526 527 527 528	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	60 20 20
TA8001 TA8002 TA8004 TA8005 TA8104	MOS/FET MOS/FET PWR PWR RF	40822 40823 2N6077 2N6079 40915	465 465 492 492 574	SSD-201A SSD-201A SSD-204A SSD-204A SSD-205A	666 260 260	TA8436 TA8437 TA8439 TA8440 TA8485	PWR PWR RF RF PWR	2N6264 2N6263 40898 40899 2N6387	529 529 538 538 610	SSD-204A SSD-204A SSD-205A SSD-205A SSD-204A	36 351 351
TA8141 TA8158 TA8159 TA8160 TA8161	HYB SCR SCR RECT RECT	HC3000 40888 40889 40890 40891	539 522 522 522 522	SSD-204A SSD-206A SSD-206A SSD-206A SSD-206A	187 187 304	TA8486 TA8559 TA8561 TA8562 TA8563	PWR RF RF RF	2N6384 40954 40955 40967 40968	609 579 579 596 596	SSD-204A SSD-205A SSD-205A SSD-205A SSD-205A	384 384 393
TA8162 TA8197 TA8198 TA8199 TA8201	RECT TRI TRI TRI PWR	40892 40925 40926 40927 2N6388	522 593 593 593 610	SSD-206A SSD-206A SSD-206A SSD-206A SSD-204A	127 127 127	TA8591 TA8595 TA8599	PWR PWR PWR	HC4005 HC4012 HC4015	571 571 571	SSD-204A SSD-204A SSD-204A	566

#### Military-Specification (JAN and JANTX) Types

			For d	ata on basic ty	pe, see
	MIL-Spec	Product	File	DATA- BOOK	
Type No.	19500/	Line	No.	Vol. No.	Page
JAN-2N918	301	RF	83	SSD-205A	18
JAN-2N1184	143	PWR	14	SSD-204A	572
JAN-2N1184A	143	PWR	14	SSD-204A	572
JAN-2N1184B	143	PWR	14	SSD-204A	572
JAN-2N1224	189	PWR	14	SSD-204A	572
JAN-2N1479 JAN-2N1480	207 207	PWR	135	SSD-204A	474
JAN-2N1480 JAN-2N1481	207	PWR PWR	135 135	SSD-204A SSD-204A	474 474
JAN-2N1482	207	PWR	135	SSD-204A SSD-204A	474
JAN-2N1483	180	PWR	137	SSD-204A	479
JANTX-2N1483	180	PWR	137	SSD-204A	479
JAN-2N1484	180	PWR	137 137	SSD-204A	479
JANTX-2N1484 JAN-2N1485	180 180	PWR PWR	137	SSD-204A SSD-204A	479 479
JANTX-2N1485	180	PWR	137	SSD-204A	479
JAN-2N1486	180	PWR	137	SSD-204A	479
JANTX-2N1486	180	PWR	137	SSD-204A	479
JAN-2N1487	208	PWR	139	SSD-204A	484
JAN-2N1488 JAN-2N1489	208 208	PWR PWR	139 139	SSD-204A SSD-204A	484 484
JAN-2N1490	208	PWR	139	SSD-204A	484
JAN-2N1493	247	RF	10	SSD-205A	22
JAN-2N2015	248	PWR	12	SSD-204A	500
JAN-2N2016	248	PWR	12	SSD-204A	500
JAN-2N2857	343	RF	61	SSD-205A	31
JANTX-2N2857	343	RF	61	SSD-205A	31
JAN-2N3055	407	PWR	524	SSD-204A	28
JANTX-2N3055 JAN-2N3375	407 341	PWR RF	524 386	SSD-204A SSD-205A	28 50
JANTX-2N3375	341	RF	386	SSD-205A	50
JAN-2N3439 JANTX-2N3439	368 368	PWR PWR	64 64	SSD-204A SSD-204A	222 222
JAN 1 X-2N 3439 JAN-2N 3440	368	PWR	64	SSD-204A SSD-204A	222
JANTX-2N3440	368	PWR	64	SSD-204A	222
JAN-2N3441	369	PWR	529	SSD-204A	36
JAN-2N3442	370	PWR	528	SSD-204A	44
JAN-2N3553	341	RF	386	SSD-205A SSD-205A	50
JANTX-2N3553 JAN-2N3584	341 384	RF PWR	386 138	SSD-205A SSD-204A	50 229
JANTX-2N3584	384	PWR	138	SSD-204A	229
JAN-2N3585	384	PWR	138	SSD-204A	229
JANTX-2N3585	384	PWR	138	SSD-204A	229
JAN-2N3771	413	PWR	525	SSD-204A	52
JANTX-2N3771	413	PWR	525	SSD-204A SSD-204A	52 52
JAN-2N3772	413	PWR	525		
JANTX-2N3772	413	PWR	525	SSD-204A SSD-205A	52 71
JAN-2N3866 JANTX-2N3866	398 398	RF RF	80 80	SSD-205A SSD-205A	71
JAN 1 X-2N 3866 JAN-2N 4440	398 341	RF	217	SSD-205A SSD-205A	85
JANTX-2N4440	341	RF	217	SSD-205A	85
JAN-2N5038	439	PWR	367	SSD-204A	371
JANTX-2N5038	439	PWR	367	SSD-204A	371
JAN-2N5039	439	PWR	367	SSD-204A	371
JANTX-2N5039	439	PWR	367	SSD-204A	371

	Databook	Page	1	Databook	Page
AC-DC isolation	206A	453	Characteristics	202A	144
Active filter, integrated-circuit	201A	475	Circuit description	202A	141
AC voltage regulators, thyristors	206A		Operating modes	202A	141
Adders, scaling	202A	273	Technical data	201A	258
Admittance parameters, short-circuit	202A	93	Amplifier, narrow-band, tuned, integrated-		
AGC	202A	46,47	circuit	202A	138
Alarm system, intrusion	202A	247	Amplifier, rf, integrated-circuit	202A	78,80
AM broadcast receivers	202A	43	Amplifier, servo, integrated-circuit	202A	194
AM modulator, integrated-circuit	201A	476	Amplifiers, integrated-circuit:		
AM radio, integrated circuit for	202A	42	Audio	202A	150,190
Applications	202A	43	Driver	202A	193
Circuit description	202A	42	Frequency-shaping	202A	272
AND-OR bi-phase pairs, COS/MOS triple			Operational	202A	261-334
(technical data)	203A	188	Output	202A	58
Amplification, sound-carrier	202A	46	Power	202A	187
Amplifier array, general-purpose,			RF	202A	163
integrated-circuit (technical data)	201A	42	Video	202A	268
Amplifier array, integrated-circuit,	202A	68	Wide-band	202A	173,191,
Circuit applications	202A	72			195,201
Circuit description	202A	68	Amplifier, tint-control, integrated-		
Gain-frequency response	202A	70	circuit	202A	62
Noise voltage and current	202A	72	Amplifier, twin-T, bandpass	202A	281
Output swing vs. supply voltage	202A	72	Amplifier, video, integrated-circuit	202A	153,182,
Quick selection chart	201A	10			268
Stability requirements	202A	70	Amplitude modulation	205A	451
Amplifier array, integrated-circuit, ac			AM receiver subsystem, integrated-circuit		
(technical data)	201A	28,250	(technical data)	201A	42,46
Amplifier array, ultra-high-gain,			Analog or digital signals, transmission		
wide-band, integrated-circuit			and multiplexing of	203A	379
(technical data)	201A	74	AND-OR gates, COS/MOS, triple bi-phase		
Amplifier, broadband (†18-to-136-MHz),			pairs (technical data)	203A	188
4-watt (PEP):			AND-OR select gate COS/MOS quad	203A	373
Design considerations	205A	419	AND-OR select gate, COS/MOS quad		
Load-mismatch test	205A	417	(technical data)	203A	94
Output power and modulation	205A	417	Arcing	206A	460
Performance and adjustment	205A	421	Arithmetic unit, COS/MOS	203A	373
Amplifier, broadband, rf, linear,			Circuit description	203A	373
push-pull, 150-watt PEP	205A	467	Operation	203A	374
Amplifier circuit, broadband, uhf	205A	473	Performance data	203A	378
Amplifier, class B, circuit description	204A	599	Arithmetic arrays, COS/MOS	203A	373
Amplifier, class B, integrated-circuit	202A	79,189	Arrays, integrated-circuit		
Amplifier, control, and special-function			Application notes on	202A	67-86
integrated circuits:		00.000	Technical data	201A	161-256
Application notes on	202A	88-260	Astable multivibrator, integrated-circuit	202A	73,307
Quick selection chart	201A	12	Astable multivibrator, COS/MOS	203A	353
Technical data	201 A	257-456	Audio amplifier, hybrid-circuit	204A	670
Amplifier, dc, integrated-circuit	202A	130	Audio amplifier, integrated-circuit	202A	150
Applications	201A	136	Capacitor-coupled cascaded circuits	202A	153
Circuit description	201A	130	Circuit description	202A	150
Operation	201A	130	Direct-coupled cascaded circuits	202A	151
Technical data	201A	290	Technical data	201A	331.
Amplifier, differential detector,			Audio amplifiers, integrated-circuit	202A	190
dc amplifier, and voltage regulator,	201.4	0.4	Audio amplifier, line-operated	204A	588
integrated-circuit (technical data)	201A	84	Audio amplifier, transformer-coupled	204A	671
Amplifier-discriminators, omtegrated-		00	Audio driver, integrated-circuit:		
circuit (technical data)	201A	62	Dual-supply circuit	202A	152
Amplifier economics	204A 202A	596 137	Single-supply circuit	202A	153 163
Amplifier, feedback			Autodyne converter, integrated-circuit	202A	163
Amplifier fidelity	204A 202A	596 259	Automatic-fine-tuning systems,	202A	33
Amplifier-filter, high-gain	202A	259	integrated-circuit	202A 202A	258
Amplifier, FM detector, af preamplifier integrated-circuit (technical data)	201 A	90,98	Automatic shut-off and alarm system	202A	∠58
Amplifier, gain-controlled,	201A	30,30	Axial-lead silicon rectifiers (technical data)	206A	262-271,
integrated-circuit	202A	75	(technical data)	200A	280-289
Amplifier, if, integrated-circuit	202A	141	Audio power transistors, special		296-299
Applications	202A	146	(technical data)	204A	509-542
• • • • • • • • • • • • • • • • • • • •			•		

	Databook	Page	1	Databook	Page
Balanced detector, integrated-circuit	202A	33	Chroma signal processor, integrated-		
Balanced modulator, integrated-circuit	202A	82	circuit (technical data)	201A	126,144
Ballasting circuits, solid-state	204A	504	Chopper circuits, MOS-transistor	202A	347
Ballast resistors	204A	684	Basic chopper circuits	202A	347
Bandpass amplifiers	202A	281	Basic MOS chopper circuits	202A	448
Bandpass shaping	202A	46	Equivalent circuit of MOS chopper	202A	350
Bass roll-off	202A	39	Ideal chopper characteristics	202A	347
BCD data, conversion of	202A	244	Relative merits of available devices	202A	347
Beam-lead (sealed-junction) IC's			Typical circuits	202A	352
(technical data)	201A	545-566	Use of MOS transistors in choppers	202A	348
Bidirectional thyristors, gated		405	Circuit factor charts for thyristors		
(technical data)	206A	105	(SCR's and Triacs)	206A	379
Bilateral switch, COS/MOS quad	203A	379	Current-Ratio curves	206A	379
Digital control of signal gain,	203A	384	Full-wave ac triac circuit	206A	380
frequency, and impedance	203A 203A	379	Full-wave dc SCR or Triac circuit	206A	381
Features	203A 203A	383	Full-wave SCR circuit	206A 206A	379 383
Logic functions	203A	384	Per cent ripple in load		383 382
Multiplexing/demultiplexing Operation	203A	379	Three-phase half-wave SCR circuit	206A 204A	594
Sample-hold applications	203A	388	Class B transistor amplifier	204A 204A	594 599
Switch and logic applications	203A	383	Circuit description	204A	595 595
Technical data	203A	78	Complementar-symmetry type	204A	595 596
Binary counter	203A	328	Economics of Effective power-supply series	204A	590
Bi-phase pairs, AND-OR, COS/MOS	2007	020	resistance	204A	596,600
(technical data)	203A	188	Fidelity of	204A	596
Bi-polarity comparator	202A	332	Music-power rating	204A	596,600
Bistable multivibrator	202A	309	Power dissipation, ideal	204A	590,500
Bridge circuits, SCR	206A	442	Power-output	204A	595
Bridge rectifier	204A	652	Power-supply regulation	204A	594
Broadband rf circuit design	205A	453	Practical circuit	204A	595
Broadband rf operation	205A	470	Transistor dissipation	204A	595
Broadband rf power amplifier	205A	427	Clocked D latch, COS/MOS quad		
Broadband transistor rf amplifier	205A	417	(technical data)	203A	208
Broadband uhf amplifier	205A	477,481	Clock/timer, battery-operated,		
Broadband uhf circuit, design approach	205A	475	Digital-display, COS/MOS:		
Broadcast receivers, AM	202A	42	Applications	203A	444
Buffer, converter-circuit	204A	666	Circuit operation	203A	434
Buffer, COS/MOS quad, true/complement			Display-driver circuits	203A	436
(technical data)	203A	199	Performance characteristics	203A	434
Buffers/converters, COS/MOS hex	2024	40	Coaxial-line rf power amplifier	205A	437
(technical data)	203A	48	Coaxial-package transistors	205A	443
			Color demodulator, integrated-circuit	202A	58
			Application of	202A	65
			Demodulation and matrix	202A	59
Burst (popcorn) noise, meansurement of	202A	327	Demodulator preamplifier	202A	61
Pass-fail criteria	202A 202A	330 330	Filtering capactiors	202A	61
Test conditions	202A	327	Output amplifiers	202A 202A	58 62
Test configuration	202A	331	Tint-control amplifier	202A 202A	59
Test-system circuits Bus register, COS/MOS MSI, 8-stage	202A	331	Color matrix, integrated-circuit Color system, RGB	202A 202A	65
(technical data)	203A	164	Color TV receivers, if system for,	202A	00
(technical data)	2007		integrated-circuit	202A	51
Capacitor-input circuits, design of	206A	384	Colpitts oscillator, integrated-circuit	202A	73
Capture ratio	202A	25	Common-base rf power amplifiers	205A	432
Case-temperature effects	205A	471	Common-mode gain	202A	266
Characteristics of COS/MOS			Common-mode rejection	202A	157
integrated circuits (chart)	203A	8	Common-mode rejection ratio	202A	98.157
Charge transport during irradiation	203A	410			266
Chips (technical data):			Commutating dv/dt (of thyristors)	206A	455
COS/MOS integrated-circuit	203A	268-276	Comparator:		
Linear integrated-circuit	201A	534-544	Bi-polarity	202A	332
Power-transistor	204A	543-547	DC	202A	309
Chroma amplifier, integrated-circuit			Differential	202A	231
(technical data)	201A	148	Micropower	202A	324
Chroma demodulator, integrated-circuit			Phase	203A	427
(technical data)	201A	129,151	Tri-level	203A	409
			•		

	Databook	Page	I	Databook	Page
Controlled-avalanche rectifiers			Current limiting, foldback	204A	633,684
(technical data)	206A	311	Current mirrors	202A	325
Control systems, triac	202A	247	Current-ratio curves (SCR's and triacs)	206A	
Conversion, digital-to-analog	203A	296	Current source, diode-transistor	202A	325
	202A	218	Curves, rf power-transistor power-		379
Converter-circuit driver stage	204A	666	frequency	205	8-10
Converter-circuit oscillator	204A	665			
Converter-circuit output stage	204A	666	l .		
Converter, off-line, driven, 1-kilowatt	204A	664			
Characteristics Circuit description	204A 204A	664 665	DC amplifier, integrated-circuit	202A	130
Efficiency/cost considerations	204A	668	Applications	202A	136
Performance characteristics	204A	667	Circuit description	202A	130
Transformer design considerations	204A	667	Operation	202A	130
Converter, ringing-choke	204A	605	Technical data	201A	290
COS/MOS chips (technical data)	203A	268-276	DC power supply, ac voltage-regulated	206A	423
COS/MOS digital integrated circuits	203A	1	DC safe area (power transistors)	205A	469
Applications information	203A	289-449	Decade counters, COS/MOS, 7-segment output	203A	435
Functional diagrams	203A	10	Decoder, COS/MOS, BCD-to-decimal		
General features	203A	23	(technical data)	203A	135
Technical data	203A	24-276	Decoder-Drivers, MSI, BCD-to-7-segment	202A	244
COS/MOS IC's for low-voltage	2004	24444	Fail-safe circuit	202A	252
Applications (technical data)	203A	24,114	Logic description	202A	244
COS/MOS integrated circuits, functional diagrams	203A	10-19	Logic diagram	202A 202A	246 252
COS/MOS integrated circuits,	2037	10-13	Multiplex operation Operating characteristics	202A 202A	252
general features	203A	23	Static-drive applications	202A	249
COS/MOS integrated circuits, typical	2007.		Technical data	201A	437
characteristics chart	203A	8	Decoder stero multiplex, integrated-		
COS/MOS logic gates, noise immunity of	<b>20</b> 3A	344	circuit (technical data)	201 A	36
COS/MOS power-supply considerations	203A	368	Deflection circuit, magnetic	204A	586
COS/MOS switch	<b>20</b> 3A	302	Delayed agc	202A	46,47
Counter, COS/MOS binary/ripple,			Demodulation, color-signal	202A	59
12-stage (technical data)	203A	195	Demodulator, color, integrated-circuit	202A	58
Counter, COS/MOS, 21-stage	203A	222	Demodulator preamplifier, integrated-		
Counters, COS/MOS, applications of:			circuit	202A	61 46
Decade, 7-segment-output	203A	434 422	Detection, sound-carrier Diacs, silicon bidirectional:	202A	46
Divide-by-N Divide-by-R	203A 203A	422 427	Technical data	206A	353-355
Divide-by-12	203A	445	Use of for thyristor triggering	206A	441
Divide-by-60	203A	445	Voltage-current characteristics	206A	442
Fixed, single-stage, divide-by-N	20071		Differential-amplifier array, dual		
Programmable, multidecade,			independent, integrated-circuit		
Divide-by-N	203A	363	(technical data)	201 A	336,363
Counter, COS/MOS, fixed and programmable,			Differential amplifiers, integrated-		
Design of	203A	361	circuit, Basic configuration for	202A	21
Counters, COS/MOS MSI, design and			Differential amplifiers, integrated-		
applications of	203A	327	circuit high-reliability types		200 040
Counters, COS/MOS (technical data):	203A	114	(technical data)  Differential/cascode amplifiers.	201 A	299,310
Binary, 7-stage Decade	203A 203A	114	integrated-circuit (technical data)	201A	348,355
Divide-by-N	203A	89	Differential comparator, integrated-	2014	340,333
Up/down, presettable	203A	140	circuit	202A	231
Counting circuit, COS/MOS, digital-display	203A	416	333	206A	483
Counter/dividers, COS/MOS, applications of:			Differentiators, integrated-circuit	202A	273
Decade	203A	333	Diffused-junction n-p-n power transistors		
Divide-by-8	203A	334	(technical data)	204A	471-542
Counter-latch-timer control circuit	202A	332	Digital-clock prototypes, COS/MOS	203A	446
Counter/timers, digital	203A	,	Digital-display clock, COS/MOS	203A	434
Cross-modulation distortion	202A	102	Digital-display clock/watch	2024	
Crosstalk	203A 204A	343 685	configuration, COS/MOS	203A 203A	445 438
Crowbar trigger circuits Crystal oscillators:	204A	300	Digital-display devices Digital-display metering application,	203A	436
Bipolar integrated-circuit	202A	136	COS/MOS	203A	434
COS/MOS integrated-circuit	203A	431	Digital-display timer, COS/MOS	203A	434
Current-amplifier pair, hybrid-circuit			Digital frequency synthesizer, COS/MOS	203A	419
(technical data)	204A	560,563	Digital meter applications, COS/MOS	203A	449

	Databook	Page	1	Databook	Page
Digital signals, transmission and			Flanged-case silicon rectifiers	206A	262-271,
multiplexing of	203A	379	(technical data)		280
Digital timer/clock/watch applications,			Flasher circuit, thyristor	206A	452
COS/MOS	203A	439	Flashover current	206A	448
Digital-to-analog conversion, general	203A	297	Flip-flop, COS/MOS dual D-type:	2004	60
considerations	203A 203A	301	Technical data	203A 203A	62 373
Digital-to-analog converter, COS/MOS	203A 203A	297	Use of in arithmetic unit Flip-flop, COS/MOS dual J-K	203A	3/3
Digital-to-analog switch, COS/MOS  Diode Array, integrated-circuit	202A	81	master-slave (technical data)	203A	129
Applications	202A	82	Flourescent readouts, low-voltage vacuum	203A	442
Circuit configuration	202A	81	FM broadcast receivers, integrated		
Operating characteristics	202A	81	circuits for	202A	14
Technical data	201A	162,169	FM front-end circuits (IC's)	202A	16,17,
Diodes, light-emitting	203A	438			170
Display-lamp turn-on characteristics	202A	248	FM if amplifier and detector,		
Double-tuned interstage filter	202A	23	integrated-circuit	202A	19
Down-conversion, heterodyne	203A 203A	421,431 421	FM if amplifier, limiter, and		40
Down-converter, heterodyne, COS/MOS  Driver amplifiers, integrated-circuit	203A 202A	193	discriminator, integrated-circuit	202A	18
Driver, audio, integrated circuit	202A	152,153	FM if amplifier-limiter, detector,		
Drivers circuits for digital	20271	102,100	and audio preamplifier, integrated- circuit (technical data)	201A	53
displays, types of	203A	436	FM if strip integrated-circuit	201A	25
Driver for 600-ohm balanced-line	202A	75	FM if system, integrated-circuit	2027	25
Driver stage, converter-circuit	204A	666	(technical data)	201A	46
D-type latch, clocked, COS/MOS			FM receiver synthesizers, COS/MOS	203A	422
quad (technical data)	203A	208	Prescaler system design	203A	422
Dv/dt suppression (in thyristor			System requirements	203A	422
circuits)	206A	462	FM subsystems, integrated-circuit	202A	28
Dual Darlington array, integrated-	201A	202	FM synthesizer system, COS/MOS	203A	431
circuit (technical data)  Dual differntial amplifiers	201A	202	FM tuner, integrated-circuit	202A	15
(technical data)	201A	372	FM tuner using MOS-transistor rf amplifier	202A	354
Dynamic performance of AFT system	202A	35	Circuit considerations	202A 202A	354 354
Bynamic performance of 70 1 system	2027	•	Performance	202A	356
			RF stage design	202A	356
			FM tuner using MOS-transistor		
Economics, amplifier	204A	586	rf amplifier and mixer	202A	360
Electric-heat application	206A	492	Conversion transconductance,		
Electron radiation	203A	405	calculation of	202A	364
Emitter ballasting	205A	470	Mixer-circuit considerations	202A	362
Emitter ballast resistance	205A	461	Oscillator-circuit considerations	202A	363
Envelope detector	202A	147	Over-all tuner performance Performance features of MOS transistors	202A 202A	363 360
Epitaxial-base power transistors			RF-circuit considerations	202A 202A	362
(selection chart)	204A	18	Tuner design	202A	361
Epitaxial-base power transistors,	204A	137-220	Foldback current limiting:		
(technical data) Epitaxial-base, high-power, p-n-p	204A	137-220	Analysis of	204A	687
transistors (technical data)	204A	153	Basic circuit configuration	204A	635
External noise	203A	343	Characteristics	204A	633
			Circuit parameters	204A	635,640
			Purpose and advantage	204A	684
			Forward-bias second breakdown, testing for	204A	643
		400	Four-quadrant multiplier, integrated- circuit	202A	317
False turn-on (of thyristors)	206A	462 462	Frequency converter, three-phase 750-watt:	2027	317
False turn-on (of thyristors) Fast-recovery silicon rectifiers	206A 206A	333	Circuit description	204A	652
Fast-turn-off silicon controlled	200A	333	Inverter	204A	652
rectifiers (technical data)	206A	236	Logic and driver circuits	204A	652
Feedback amplifier, integrated-circuit,	2007	200	Output transformer	204A	654
cascaded, RC-coupled	202A	137	Performance	204A	656
Feedback factor	202A	38	Power supply for	204A	652
Feedback-type volume-control circuit	202A	38	Frequency-modulation if amplifiers,	000	
Ferrite cores	205A	464	integrated-circuit	202A	21
Filament pre-heating circuit	206A	451	Frequency multipliers, COS/MOS	203A	360
Filter, active, integrated-circuit	201A 202A	475 23	Frequency-shaping amplifiers, integrated-circuit	202A	272
Filters, interstage	2027	23	jgrasou onouit		

	Databook	Page	1	Databook	Page
Frequency synthesizer, COS/MOS			High-voltage p-n-p power transistors		
low-power digital	203A	419	(technical data)	204A	437
Full adder, COS/MOS four-bit: Technical data	203A	43	High-voltage power transistors selection chart	204A	12
Use in arithmetic unit	203A 203A	373	High-voltage rectifiers	2017	12
Full-wave motor controls	206A	373	(technical data)	206A	337-351
Regulated	206A	374	With R-C voltage-equalizing networks	206A	337
Unregulated	206A	373	With matched cells for voltage		
-			equalization	206A	341
			Plug-in types for direct tube		
			replacements	206A	350
Gain controlled amplifier,			Fin-mounted types	206A	344
integrated-circuit	202A	75	High-voltage regulation	206A	411,458
Gain control, rf-amplifier	202A	100	Hometaxial-base n-p-n power transistors	2044	10
Gain equalizer (for uhf amplifier)	205A	479	(selection chart) Hometaxial-base n-p-n power transistors	204A	10
Garage-door electronic control system Gate characteristics (of thyristors)	206A 206A	395 436	(technical data)	204A	19-136
Gate, COS/MOS dual complementary pair	200A	430	Hometaxial-base power transistors,	2017	13-130
plus inverter (technical data)	203A	37	molded-silicone-plastic types		
Gate, COS/MOS quad AND-OR select	203A	344	(technical data)	204A	68
Gate, COS/MOS quad exclusive-OR	200.1	• • • •	Horizontal-deflection SCR's and		
(technical data)	203A	147	rectifiers (technical data)	206A	290,304
Gate-oxide field analysis	203A	409	Horizontal deflection system:		
Gate-oxide protection circuit	203A	351	For color TV receivers	206A	404,455
Gates, COS/MOS quad, 2-input NAND	203A	374	For monochrome TV receivers	206A	473
Gates, COS/MOS quad 2-input NOR	203A	374	Hot-spot thermal resistance	205A	470,473
Gates, COS/MOS triple AND-OR			Hotspotting	205A	469
bi-phase pairs (technical data)	203A	188	Hybrid-circuit current-amplifier		
Gates, high-speed	202A	77	pair (technical data)	204A	563
Series	202A	78	Hybrid-circuit operational amplifiers	204A	555
Shunt	202A 202A	79 79	(technical data) Hybrid circuits, power (technical data)	204A 204A	549-570
Series-shunt Ground-line noise	202A 203A	79 419	Hybrid combiners	205A	431
Gyrator, integrated-circuit	201A	475	Hybrid combiner/dividers	205A	465
Gyrator, integrated-circuit	2017	4/3	Hybrid linear power amplifier:		
			Audio applications of	204A	669
			General application considerations	204A	673
Half-wave motor controls	206A	368	Hysteresis effect, lamp-dimmer	206A	399
Unregulated	206A	369			
Regulated	206A	370	\		
Half-wave SCR circuit	206A	379			
Harmonic distortion	202A	152,158	IF-amplifier circuits, integrated	202A	77,109,
Hartley oscillator, integrated-circuit	202A	73	types		146,163,
Heat control	206A	397	}		168,183
Heat controllers	202A	227	IF amplifier-limiter, FM detector,		
Heater control, three-phase	206A	469 421	electronic attenuator, audio driver,		
Heater regulation	206A 203A	421,431	integrated-circuit (technical data)	201A 202A	106 141
Heterodyne down-conversion Heterodyne down-converter	203A	292	IF amplifier, integrated-circuit	202A 202A	141
High-current transistors	203A	232	Applications Characteristics	202A	144
(technical data)	204A	60	Circuit description	202A	141
High-frequency power transistors	20	•	Operating modes	202A	141
(technical data)	205A	347	IF amplifier-limiter, integrated-circuit		
High-gain selective building blocks,			high-gain, wide-band (technical data)	201A	70
evolution of	202A	22	IF strips, FM, integrated-circuit	202A	22,169,
High-power generation	205A	429	ļ		170
High-reliability transistor			IF system, FM, Integrated-circuit		
(technical data)	205A	305-317	(technical data)	201 A	46
High-speed gates	202A	77	IF system, integrated-circuit,	200.5	
High-speed switching power		240 400	black-and-white TV receiver	202A	54
transistors (technical data)	204A	319-426	IF system integrated-circuit, for	202A	49
High-voltage application of	204A	591	for color TV receiver IHFM (Institute of High-Fidelity	202A	49
silicon transistors High-voltage generation	204A 206A	410,458	Manufacturers)	202A	169
High-voltage n-p-n power transistors	200,1	,	Incandescents readouts	203A	442
(technical data)	204A	221-318	Induction motor controls	206A	394
			· · · · · · · · · · · · · · · · · · ·		

	Databook	Page	1	Databook	Page
Inrush current	206A	449	Light dimmers, triac	206A	398
Insertion loss	202A	25	Circuits	206A	401
Institute of High-Fidelity Manufacturers			Circuit description	206A	398
(IHFM)	202A	169	Hysteresis effect	206A	399
Integral-cycle heater control,			Range control	206A	400
proportional	206A	397	RFI suppression	206A	401
Integrated-circuit arrays:			Trouble shooting	206A	401
Application notes on	202A	67-86	Light-emitting diodes	203A	438
Technical data	201 A	161-256	Light flasher, synchronous	202A	243
Integrated-circuit chips, linear				206A	496
(technical data)	201A	534-544	Lighting systems, relative merits		
Integrated-circuit FM, IF amplifiers,			of various types	204A	602
design approaches for	202A	22	Limiter, integrated-circuit	202A	163
Integrated circuits, COS/MOS digital	203A	1	Limited-amplifier, integrated-circuit	202A	33,185
Integrated circuits, linear (bipolar)	201 A	1	Limiter characteristics (of IC rf		400
Integrators	202A	273	amplifiers)	202A	106
Interfacing of COS/MOS devices	203A	391	Limiting amplifier, integrated-circuit	202A	186
Active pull-ups	203A	393	Linear amplifier, push-pull 150-watt,		407
Bipolar driving COS/MOS	203A	393	2-to-30-MHz	205A	467
COS/MOS-bipolar HTL interface	203A	396	Linear applications of rf power	205.4	400
COS/MOS driving bipolar	203A	394	transistors	205A	429
COS/MOS-ECL/ECCSL interface	203A	400	Linear IC arrays (technical data)	201A	161-256
COS/MOS-to-N-MOS interface	203A	402	Linear IC chips (technical data)	201A	534-544
COS/MOS-to-P-MOS interface	203A	401 391	Linear integrated circuits and	201A	1
COS/MOS-TTL/DTL interface	203A	392,395	MOS devices	202A	1
Current sinking	203A		Index to	201 A	6
Current sourcing	203A 203A	392,395 400	Packages and ordering information	201 A	20 405
Level shifters	203A 203A	392	Linearity	206A 206A	405 459
Resistor, pull-up	203A 202A	152	Linearity circuit	206A	459
Intermodulation distortion	202A 202A	23	Linear mixer, four-channel,	202A	73
Interstage filters			integrated-circuit	202A 202A	73 38
Intrinsic transistor structure	205A	427	Losser-type volume-control circuit	202A 202A	39
Intrusion alarm system, triac	202A	247	Loudness contouring	205A	442
Inverters	204A	584,591 605	Lumped-constant rf power amplifiers	205A 205A	441
Push-pull types	204A 204A	652	Lumped-constant rf power oscillator	205A	441
Three-phase bridge types	204A 206A	453	1		
Isolation, ac-dc	206A	453			
			Magnetic deflection circuit	204A	586
			Matched diodes, ultra-fast,		
Keyed AGC	202A	46,47	low-capacitance (technical data)	201A	166
Keyeu AGC	2027	40,47	Matrix:		
			Rectifier products	206A	17
			SCR products	206A	11
			Triac products	206A	13
Ladder networks, resistance	203A	297	Maximum usable gain	202A	51
Lamp-dimmer circuits	206A	401	Medium-power p-n-p transistors		
Double-time constant types	206A	402	(technical data)	204A	428
Single-time-constant types	206A	401	Medium-power transistors,		
With over-voltage clamp	206A	422	hometaxial II types (technical data)	204A	20,36
Latch, COS/MOS quad, clocked D			Mercury-arc lamps:		
(technical data)	203A	208	Advantages of	204A	603
Latch COS/MOS quad, 3-state NAND			Ballasting of	204A	602
R/S (technical data	203A	214	Characteristics of	204A	602
Latch, COS/MOS quad 3-state, NOR			Conventional ballasting methods	204A	604
R/S (technical data)	203A	214	Starting current for	204A	611
Latched memory circuit	202A	257	Solid-state ballasting circuits	204A	604
Level converters, COS/MOS	203A	436	Memory, COS/MOS, preset-channel	203A	432
Level detector, COS/MOS	203A	390	Memory, integrated-circuit, latched	202A	257
Light-activated control	202A	258	Memory sense amplifier, integrated-	204.4	429
	206A	393	circuit, dual-input (technical data)	201A	429 443
Light control	206A	391	Microstripline circuits	205A	
Light-control circuits	206A	398,445	Design of	205A	444
Basic triac-diac type	206A	399	Mounting arrangement	205A	443 447
Double-time-constant types	206A	400	Performance of	205A 205A	44 / 440
Single-time-constant types	206A	399	Microstripline oscillator	205A	440

	Databook	Page	1	Databook	Page
Microwave power amplifiers	205A	436	RF applications	202A	371
Biasing arrangements	205A	441	Stability considerations	202A	375
Coaxial-line types	205A	437	Static discharge, effect of	202A	366
Device and package construction	205A	434	MOS field-effect transistor, vhf		
Design of	205A	436	applications:		
Large-signal amplifier operation	205A	436	Biasing requirements	202A	336
Lumped-constant, common-base types	205A	442	Circuit configurations	202A	336
Performance of practical circuits	205A	447	Operating-point selection	202A	338
Power gain	205A	441	AGC methods	202A	339
Pulse operation	205A	438	RF considerations	202A	339
Reliability	205A	436	Use of in vhf circuit design	202A	340
Stripline type	205A	438	MOS-transistor vhf mixer, design of	202A	344
Microwave power oscillators	205A	434	Motor controller, integrated-circuit	202A	194
Basic configuration	205A	439	Motor controls	206A	368,395
Design of	205A	439	Circuit components	206A	370-377
Device and package construction	205A	434	Full-wave types	206A	373
Lumped-constant type	205A	440	Half-wave types	206A	367
Microstripline type	205A	440	Ratings and limitations	206A	374
Reliability	205A	436	Regulated	206A	371,374
Wide-band type	205A	440	Three-phase	206A	471
Mixer capabilities (of integrated-			Unregulated	206A	370,373
circuit rf amplifiers)	202A	103	Multiplex decoder, integrated-circuit,		
Mixers, integrated-circuit:			stereo (technical data)	201 A	36
Balanced	202A	103,109	Multiplexer-decoder integrated-		
Four-channel linear	202A	73	circuit, linear	202A	321
Low-frequency	202A	120	Multiplexer, integrated-circuit,		
Mixers, MOS-transistor:			three-channel	201A	476
FM-receiver	202A	360,362	Multiplexing of analog and digital		
VHF-receiver	202A	344	signals	203A	379
Molded-Plastic transistors and			Multiplex system, integrated-circuit,		
thyristors			two-channel linear	202A	313
Lead forming techniques	206A	.127	Multiplier, integrated-circuit,	201A	477
Mounting	206A	430	four-quadrant, analysis of	202A	317
Thermal-resistance considerations	206A	427	Multiplier, integrated-circuit,		
Types of packages	206A	426	four-quadrant (technical data)	201 A	417
Monochrome TV receivers, thyristor	20074	420	Multiplier, integrated-circuit,		
horizontal deflection system for	206A	473	two-quadrant	201A	467
Monostable multivibrators, COS/MOS:	20071	.,,	Multistable circuits, precision	202A	322
Basic configuration	203A	356	Multivibrators, COS/MOS		
Compensated circuit	203A	357	Astable	203A	353
Low-power circuit	203A	358	Monostable	203A	353,356
Monolithic n-p-n Darlington power transistors	2007	550	One-shot, basic circuit	203A	356
- · ·	204A	449-470	One-shot, compensated circuit	203A	357
(technical data)  Monostable multivibrator, integrated-	2047	445-470	Multivibrators, integrated-circuit:		
circuit	202A	309	Astable	202A	73,307
MOS chopper circuits	202A	352	Bistable	202A	309
MOS/FET's (see MOS field-effect transistors)	202A	352	Monostable	202A	309
MOS field-effect devices (see MOS			Music power output	204A	600
field-effect transistors)					
MOS field-effect transistors:					
Application notes on	202A	261-377	NAND gates, COS/MOS quad		
Technical data	201A	567-686	2-input	203A	316
MOS field-effect transistors, dual-			NAND gates, (positive logic)		
gate-protected types:			COS/MOS (technical data)	203A	55
Breakdown mechanism	202A	366	NAND R/S latch, 3-state COS/MOS		
Cross-modulation considerations	202A	375	quad (technical data)	203A	214
Current-handling capability	202A	369	Noise immunity (of COS/MOS logic gates):	203A	343
Electrical requirements	202A	368	Crosstalk noise immunity	203A	347
Gate-protection diodes	202A	368,371	External noise immunity, signal-line	203A	344
Gate-protection alones		375	Ground-line noise immunity	203A	347
Gate-protection methods	202A	367	Power-supply noise immunity	203A	345
Input capacitance and resistance	202A	369	Types of noise	203A	343
Noise factor	202A	369	Noise performance (of integrated-circuit		
Operating conditions	202A	371	rf amplifiers)	202A	96
Power gain	202A	369	Noise-limited amplification	202A	46,49
. Stron gonn					

	Databook	Page	1	Databook	Page
NOR gates, COS/MOS quad 2-input	203A	374	Phase shifts, feedback	202A	291
NOR gates (positive logic), COS/MOS			Power-supply stability	202A	302
(technical data)	203A	26	Quick-selection chart	201A	14
NOR R/S latch, COS/MOS quad, 3-state			Technical data	201A	457-532
(technical data)	203A	214	Transfer characteristics	202A	266,278
Numitron devices	202A	248	Transfer function	202A	284,287
14011110 OII GOVICOS	203A	442	Operational amplifiers, integrated-circuit,		
			application notes on	202A	261-334
Oscillator, converter-circuit	204A	665	Operational amplifiers, integrated-circuit,		
Oscillators, COS/MOS astable and monstable:			characteristics and features chart	201A	16
Astable multivibrator circuits	203A	353	Operational amplifiers, integrated-circuit		
Applications	203A	359	high-output-current (technical data)	201 A	488
Compensation for 50-per-cent duty			Operational amplifiers, integrated-circuit		
duty cycle	203A	357	quick selection chart	201A	14
Monostable multivibrator circuits	203A	356	Operational amplifier, micropower		
Oscillator, COS/MOS crystal-controlled	203A	430	integrated-circuit (technical data)	201A	479
Oscillator, COS/MOS phase-locked,			Operational amplifiers, power-hybrid-circuit:		
voltage-controlled	203A	359	Applications	204A	682
Oscillator, COS/MOS voltage-controlled	203A	359	Circuit description	204A	678
Oscillators, integrated-circuit	202A	73	Constant-source amplifier	204A	681
Crystal-controlled	202A	136	Electrical characteristics	204A	679
Modulated	202A	136	Power-supply considerations	204A	681
Oscillator, microstripline	205A	440	Technical data	204A	555
On-off switching circuits	206A	451	Use with monolithic integrated-		222
Operational amplifier	204A	590	circuits	204A	680
Operational amplifiers, high-performance,		200	Operational transconductance amplifiers,	2024	244
integrated-circuit	202A	303 303	integrated-circuit, high-performance:	202A 202A	311 316
Circuit description	202A	303 304	Amplitude modulation	202A 202A	313
Noise figure	202A	304 305	Applications Circuit description	202A 202A	311
Phase compensation	202A	305 305	•	202A 202A	316
Slewing rate	202 A	305	Gain control Multiplexing	202A 202A	313
Applications	202A	448	Technical data	201A	458,466
Technical data	201A	440	Output amplifiers, integrated-circuit	202A	58
Operational amplifiers, high-reliability	201A	525	Output stage, converter-circuit	204 A	666
integrated-circuit types (technical data)	201A 202A	262,277,	Output stages, integrated-circuit	202A	322
Operational amplifiers, integrated-circuit	202A	202,277,	Overlay transistors (see rf power transistors)	ZOZA	022
Amalications	202A	203	Cvaria, apriliatora (see in power translatora,		
Applications	202A	275	ł		
Basic theory Bias current, input	202A	301	Pass elements, external	204A	689
Characteristics and features chart	201A	16	Peak-envelope-power rating	205A	460
Circuit description	202A	262	Phase comparator, COS/MOS	203A	327
Common-mode gain	202A	289	Phase-locked loop, fundamentals of	203A	319
Common-mode rejection	202A	266,278,	Phase-locked loops, practical digital types	203A	320
Common-mode rejection	20271	301	Phase-shift transformer, discriminator	202A	18
DC levels, input and output	202A	298	Photo-coupled isolators	206A	470
Design criteria	202A	298	Photo detector and power amplifier		
Equivalent-circuit model	202A	290	(technical data)	201A	401
External modifications	202A	275	Photo-detector and power amplifier,		
Gain-frequency response	202A	265,278,	integrated-circuit	202A	255
Cam maquama, respective		299	Circuit description	202A	255
General considerations	202A	283	Technical data	201A	401
Input and output impedances	202A	266,278,	Typical applications	202A	258
• • •		285,289,	Pinlite	203A	413
		300	Lumped-constant	205A	440
Inverting configuration	202A	284	Microstripline	205A	440
Load impedance, effect of finite	202A	290	Wideband	205A	440
Noninverting configuration	202A	287	Power output, noise	204A	595,600
Offset voltage and current	202A	301	Power hybrid circuits:		
Operating characteristics	202A	262,277	Application notes on	204A	669-694
Output-power capability	202A	199	Technical data	204A	549-570
Output-power modifications	202A	268	Power hybrid operational amplifier	204A	678
Output swing	202A	266	Power-hybrid-circuit series voltage		
Phase compensation	202A	267,278,	regulators:		
		298	Basic structure	204A	686

	Databook	Page		Databook	Page
Circuit description	204A	684	Power amplifiers, broadband, uhf/microwave	205A	449
Operating considerations	204A	689	Amplitude modulation	205A	451
Power dissipation	204A	688	Cascade and parallel connections	205A	456
Power supplies, auxiliary	206A	459	Circuit impedances	205A	453
Power supplies, compact, high-current			Circuit performance	205A	456
5-volt, regulated			Evaluation circuit	205A	449
Basic design concept	204A	623	Gain and VSWR control	205A	450
Design example	204A	629	Hybrid combiners	205A	451
Major elements	204A	623	Input-circuit design	205A	453
Power supply, bridge-rectifier	204A	652	Output-circuit design	205A	451
Power supply considerations for COS/MOS			Package design	205A	449
devices:			Practical circuits	205A	456
AC dissipation characteristics	203A	367	Reduction of VSWR	205A	449
AC performance characteristics	203A	369	Power amplifier, hybrid-circuit multipurpose,		
Filtering requirements	203A	371	7-ampere (technical data)	204A	550
High dc source	203A	372	Power amplifiers, integrated-circuit	0004	407
Quiescent dissipation	203A	367	multipurpose wideband	202A	187
Regulation requirements	203A	371	Applications	202A 202A	190 187
System power calculation of	203A	370	Circuit description		190
Switching characteristics	203A	370	Operating characteristics	202A 202A	187
Power-supply consideration for integrated-			Operation	202A 201A	270
circuit FM sound section subsystems:	202A	30	Technical data	201A	270
Dissipation derating curve General considerations	202A 202A	28	Power amplifiers, linear, hybrid-circuit		
Series dropping resistor,	202A	20	types: AC operation	204A	672
calculation of	202A	30	Assembly	204A	677
Voltage-current curves	202A	31	Audio-amplifier applications	204A	670
Power supply, regulated 60-watt		•	Basic structure	204A	669
20-volt	204A	631	Circuit description	204A	669,673
Circuit description	204A	631	Frequency and efficiency	204A	672
Construction	204A	638	Heat removal	204A	676
Design considerations	204A	635	Power dissipation	204A	673
Foldback current limiting	204A	633	Protection circuit	204A	675
Performance	204A	637	Reactive Loads	204A	672
Voltage regulation	204A	631	Power control	206A	443
Power supply, with hybrid-circuit regulator	204A	692	Power control, proportional	206A	492
Power-transistor chips			Power controls, triac, for three-phase		
(technical data)	204A	544-547	systems	206A	467
Power transistors and power hybrid circuits	204A	1	Basic design rules	206A	467
Power transistors, selection charts	204A	10-19	Circuits	206A	471,473
Power transistors (technical data):			DC logic circuitry isolation of	206A	469
Audio types, special	204A	509,542	Inductive-load systems	206A	471 469
Epitaxial-base n-p-n and p-n-p types	204A	137-220	Resistive-load systems	206A 206A	469
High-speed switching n-p-n types	204A	319-426	Trigger circuit Power dissipation, ideal (for class B	200A	407
High-voltage n-p-n types	204A	221-318	amplifier)	204A	597
Hometaxial-base n-p-n types	204A 204A	19-136 449-470	Power-frequency curves for rf power	2017	337
Monolithic n-p-n Darlington types Other p-n-p types	204A 204A	427-448	transistors	205A	8-10
Power transistors, thermal-cycling ratings	2047	427-440	Power-tine noise	203A	343
for	204A	649,657	Power one-shot control	202A	232
Power transistors, thermal-cycling	2047	043,037		206A	485
requirements	204A	650,658	Power oscillators, microwave:		
Power transistor, vhf/uhf, broadband	20	000,000	Design of	205A	439
power-amplifier applications of	205A	473	Preamplifier, demodulator, integrated-		
Pix-if system, integrated-circuit	202A	46	circuit	202A	62
Planar transistor, rf power (technical data)	205A	39	Prescaler, COS/MOS	203A	420
Plastic-package transistor and thyristors	204A	615	Prescaling	203A	420
Lead-forming techniques	204A	617	Preset-channel memory COS/MOS	203A	432
Mounting	204A	619	Product detector, integrated-circuit	202A	111,148
Thermal-resistance considerations	204A	619	Program-switch ("N"-select) options	203A	366
Types of packages	204A	607	Proportional power control	206A	492
Plastic-package transistors and thyristors,			Protection circuit COS/MOS gate-oxide	203A	351
types of	206A	477	Pull-up resistor	203A	392
Plug-in type high-voltage rectifiers			Pulse applications, high-current	206A	363
(technical data)	206A	350	Pulse-width circuit, COS/MOS voltage-		.=-
P-N-P power transistors, selection chart	204A	16	controlled	203A	359 605
Popcorn noise	202A	327	Push-pull inverter	204A	605

	Databook	Page	1	Databook	Page
Quadruple-tuned interstage filter	202A	25	Characteristics	202A	88
Quiescent dissipation (of COS/MOS devices)	203A	367	Circuits	202A	78,80,
					107
			Circuit description	202A	88,151
			Differential-amplifier type	202A	154
Radio frequency interference (RFI)	206A	393	Operating modes Supply-voltage connections	202A 202A	88,152 89
Suppression network	206A 206A	447 401,446,	Technical data	201A	318,324
Suppression of	2004	453	RF amplifier, MOS-transistor	202A	354,356,
Radiation effects (on COS/MOS devices)	203A	403,404			360,362
Radiation, electron	203A	405	RFI (see radio frequency interference)		
Radiation hardening, methods of	203A	415	RF operation	205A	470
Radiation-induced failure, types of	203A	413	RF power amplifiers	205A	427,442,
Radiation, long-term effects of	203A	409	DE accordantes	205A	456,457 1
Radiation resistance	203A	404	RF power devices Application notes for	205A 205A	411-509
Radiation tests	203A	408,417	Power-frequency curves	205A	8-10
RAM, COS/MOS, binary, 4-word, 8-bit (technical data)	203A	181	Selection charts	205A	11-16
Ramp generator	202A	228	Technical data	205A	17-410
Tramp generate.	206A	481	RF power transistors, power-frequency		
Raster correction circuit	206A	458	curves	205A	8-10
Rating chart, thermal-cycling	204A	649,657	RF power transistors, selection charts for:		
Rating curves, rectifier	206A	389	Aircraft and marine-radio applications	205A 205A	14 11
RCB color system	202A	65	Microwave applications Military applications	205A 205A	12
Reactor element, switching-regulator	204A	611	Military communications and CATV/MATV		12
Read-only-memory, COS/MOS (technical data)	203A	181 442	and small-signal applications	205A	16
Readouts, incandescent Receiver circuits, integrated	203A	442	Mobile-radio applications	205A	13
Quick selection chart	201A	8	Single-sideband applications	205A	15
Technical data	201A	27-160	RF power transistors in linear applications	205A	459
Receiver subsystem, AM, integrated-			RF power transistors, pulsed operation of	205A	425
circuit (technical data)	201A	42	RF power transistors, safe-area curves for	205A	425
Receiver synthesizer, COS/MOS FM	203A	422	RF power transistor, for single-sideband	205A	459
Receiver turn-on transient	206A	461	linear amplifier Ringing-choke converter	205A 204A	605
Recovered audio	202A 206A	18 386	Ring modulator, integrated-circuit	202A	85
Rectifier current, calculation of	206A 206A	17	Ripple blanking	202A	247
Rectifier product matrix Rectifier rating curves	206A	389	R/S latches, COS/MOS quad 3-state		
Rectifiers controlled-avalanche types			(technical data)	203A	214
(technical data)	206A	311			
Rectifiers, fast-recovery	206A	333			
Rectifiers, high-voltage (technical data)	206A	337-351	Sample-and-hold circuits	202A	314
Rectifiers, silicon			Sample-hold applications of COS/MOS		
Product matrix	206A 206A	17 257-351	bilateral switch Scaling adders	203A 202A	388 263
Technical data Rectifiers, stud-mounted types	200A	257-351	Scarregulation	202A 206A	405
(technical data)	206A	315-332	Schmitt circuit	202A	259
Rectifier surge-protection resistance,			Schmitt trigger	202A	170
calculation of	206A	385	Schmitt trigger	202A	148
Reed-relay thyristor gate control	206A	453	Schmitt trigger	202A	139
Registers, COS/MOS MSI, design and			SCR's and rectifiers, horizontal-		
application	203A	327	deflection (technical data)	206A	290,304
Remote sensing	204A	690	SCR applications, circuit factor charts	206A	379 442
Remote-sensing circuit	204A 203A	692 297	SCR bridge circuits SCR circuit, full-wave dc	206A 206A	381
Resistance ladder networks Resistance networks for DAC's	203A 203A	297	SCR circuit, half-wave	206A	379
Resistance networks for DAC's Resistance, rectifier surge-protection	2007	231	SCR control circuit, full-wave	206A	442
calculation of	206A	385	SCR control circuit, half-wave	206A	442
Resistor, pull-up	203A	392	SCR horizontal deflection system	206A	404
Reversawatt transistors, epitaxial base			Advantages of	206A	413
silicon n-p-n and p-n-p (technical data)	204A	205-220	Arc protection	206A	412
Reversing motor control	206A	395	Basic operation	206A	406
RF amplifiers, integrated circuit	202A	88,150	High-voltage generation	206A	410
Applications	202A 202A	93,155 155	High-voltage regulation Linearity correction	206A 206A	411 412
Cascode type	202A	133	1 2outry contouron	2007	712

	Databook	Page	1	Databook	Page
Performance requirements	206A	404	Silicon rectifiers, fast-recovery		
Switching-device requirements	206A	405	(technical data)	206A	236
SCR product matrix	206A	11	Silicon rectifiers, fast-recovery		
SCR's (technical data)	206A	149-256	(technical data)	206A	333
SCR turn-on time	206A 206A	363 434	Silicon rectifiers, capacitive-load	200.4	20.4
SCR, two-transistor analogy of SCR, two-transistor model of	206A 206A	434 463	applications of Capacitor-input circuits	206A 206A	384 384
Second breakdown, forward-bias	204A	643	Limiting resistance	206A 206A	385
Causes of	204A	643	Rating curves	206A	389
Test facility for	204A	644	Rectifier current	206A	386
Test circuits	204A	644	Silicon transistors for high-voltage		
Transistor characterization for	204A	644	application	204A	581
Second detector	202A	79	Silicon transistors, high-current, n-p-n,		
Selectivity curve:			hometaxial II (technical data)	204A	60
Double-tuned filter	202A	23	Silicon transistors, high-voltage,		
Quadruple-tuned filter	202A	24	n-p-n, hometaxial II (technical data)	204A	44
Six double-tuned filters Triple-tuned filter	202A 202A	27 24	Silicon transistors, medium-power	204A 206A	20,36 21-148
Sensitive-gate silicon controlled	202A	24	Silicon triacs (technical data) Single-sideband communications systems	205A	459
rectifiers (technical data)	206A	150	Single-sideband of power transistor	205A	400
Sensitive-gate triacs (technical data)	206A	27-40	(technical data)	205A	98,371
Sensor isolation	206A	484	Slewing rate	202A	305
Sensor, low impedance	206A	496	Snubber networks	206A	462
Serial adder, COS/MOS triple			Basic circuit analysis	206A	464
(technical data)	203A	159	Design procedure	206A	465
Serial adder, COS/MOS triple			Solid-state ballasting circuits	204A	604
(technical data)	203A	164	Solid-state traffic flasher	206A	486
Series dropping resistor	202A	30	Sound carrier amplification	202A	46
Series resistance, class B-amplifier	204A	597,600	Special-function sub-system, integrated-		
Series voltage regulators, hybrid	204A	684	circuit (technical data)	201A	57,78
Servo amplifier Shift register, COS/MOS dual 4-stage	202A	184	Speed controls, universal motors Spurious noise sources	206A 202A	396 333
static (technical data)	203A	73	Spurious noise sources  Spurious noise, suppression of	202A 202A	333
Shift register, static, COS/MOS	2007	,3	Squelch control, COS/MOS	203A	391
MSI (technical data)	203A	164	Stability, conditions for	202A	70
Shift register, COS/MOS, parallel-in,			Staircase generator, linear	202A	308
parallel-out, 4-stage (technical data)	203A	208			
Shift register, COS/MOS 4-stage serial-			Static shift register, COS/MOS MSI,		
input/parallel-output, static	203A	338	8-stage (technical data)	203A	164
Shift register, COS/MOS 8-stage,			Static shift register, COS/MOS,		
asynchronous, parallel-input/serial			64-stage (technical data)	203A	152
output static	203A	341	Stereo multiplex decoder, integrated-		
Shift register, COS/MOS 8-stage	203A	68,104	circuit (technical data)	201A	36
static (technical data) Shift register, COS/MOS, 18-stage	203A	00,104	Stereo preamplifier, integrated- circuit (technical data)	201A	28,250
static (technical data)	203A	338	Stripline-package microwave power	201A	20,230
Shift register, COS/MOS 18-stage	2007.	555	transistors (technical data)	205A	332,338,
(technical data)	203A	31			344
Shift register, static COS/MOS 64-stage			Stripline power amplifier	205A	438
(technical data)	203A	152,159	Stud-mounted rectifiers (technical data)	206A	315-332
Silicon bidirectional diacs			Surge-protection resistance (rectifier),		
(technical data)	206A	353-355	calculation of	206A	385
Silicon controlled rectifiers and silicon	0004	202 204	Switch controller, transient-free	202A	234
rectifier complement (technical data) Silicon controlled rectifiers, high-	206A	290,304	Switching capability (SCR)	206A 206A	487 364
current pulsed applications of	206A	363	Switching capability (SCA) Switching characteristics (of thyristors)	206A	438
Characteristics and ratings	206A	365	Switching circuits, on-off	206A	451
Circuits	206A	363	Switch, COS/MOS	203A	299
Design considerations for	206A	363	Switching regulator	204A	583,605
Switching capability	206A	364	Switching-regulator ballasts	204A	586,608
Turn-on time	206A	363	Switching-regulator circuit components	204A	612
Silicon controlled rectifiers, product			Switching-regulator reactor element	204A	611
matrix	206A	11	Switching-regulator transistor	204A	612
Silicon controlled rectifiers	2024	4 40 050	Switching SCR's and diodes	206A	405
(technical data) Silicon rectifiers (technical data)	206A 206A	149-256 257-351	Switching transistor, silicon n-p-n (technical data)	204A	415
omeon rectiners (technical data)	200A	207-301	(tooliinear data)	2044	410

	Databook	Page	1	Databook	Page
Switching transistor, rf power,			Regulator section	206A	458
planar (technical data)	205A	39	Transient conditions	206A	460
Switches, zero-voltage, integrated-circuit	202A	224	Thyristor horizontal deflection system		
Symmetrical limiting, load impedance for	202A	22	for monochrome TV receivers:		
Synchronous light flasher	206A	496	Auxiliary power supplies	206A	473
Synchronous switching, zero-voltage	206A	469	Circuit description	206A	473
Synthesizer system, FM	203A	431	Design considerations	206A	473
System gain	202A	39	Thyristor power control	206A	453
			Thyristors, characteristics and		
			applications	206A	434
			Thyristors, gated, bidirectional		
			(technical data)	206A	105
Tapers, -volume-control	202A	40	Thyristors, rectifiers, and other diodes	206A	1
Temperature controllers	202A	227	Thyristors, types of	206A	434
Electric-heat application	202A	229	Thyristor switching characteristics	206A	438
Transfer characteristics	202A	228	Thyristor voltage and temperature ratings	206A	435
Integral-cycle	202A	230	Thyristor voltage regulators, ac	206A	420
On-off	202A	227	Timer, COS/MOS, battery-operated,		
Temperature controllers	206A	490	digital-display	203A	434
Integral-cycle type	206A	493	Tint-control amplifier, integrated-circuit	202A	62
On-off type	206A	490	Traffic flasher, solid-state	202A	233
Proportional type	206A	491		206A	486
Temperature-sensing diode	205A	291	Traffic-signal lamp control, traic:		
Television video if system, integrated-			Circuits	206A	450
circuit (technical data)	201A	117	Surge current effects	206A	448
Television chroma system integrated-			Triac operation	206A	448
circuit (technical data)	201A	125,143	Transfer characteristic, differential		
Thermal considerations in thyristor			amplifier	202A	22
mounting	206A	414	Transformers, transmission-line	205A	463
Chassis mounted heat sinks	206A	417	Transient-free switch controller	206A	448
Heat sink configurations	206A	416	Transient radiation tests	203A	417
Heat-sink mounting	206A	416	Transistor amplifiers, class B	204A	594
Power dissipation and heat-sink area	206A	414	Economics	204A	594
Thermal-cycling rating system	204A	649,657	Fidelity	204A	596
Rating chart	204A	449,657	Ideal power dissipation	204A	597
Test program	204A	657	Music power output	204A	600
Thermal-fatigue background	204A	657			
Thermal fatigue, power-transistor,			Power output and dissipation	204A	595
analysis of	204A	649	Power-supply regulation	204A	594
Thermal resistance, hot-spot	205A	470,473	Series resistance	204A	596
Three-phase heater control	206A	469	Transistor array, integrated-circuit:		
Three-phase motor control	206A	472	Circuit applications	202A	77
Three-phase system, triac power control			Circuit description	202A	76
for:			Operating characteristics	202A	77
Basic design rules	206A	467	Technical data	201A	204
Circuits	206A	473	Transistor array, integrated-circuit high-		
Inductive-load systems	206A	471	current, n-p-n, display-driver	2024	420
Isolation of dc logic circuitry	206A	470	applications of	203A	438
Resistive-load systems	206A	470	Transistor arrays, integrated-circuit,	201A	10
Trigger circuit	206A	467	quick selection chart Transistor arrays, integrated-circuit	201A	10
Threshold voltage, COS/MOS, effect of			(technical data)	201A	161-256
electron radiation on	203A	405	Transistor power supplies, compact, 5-volt	201A	623
Thyristor applications, circuit factors			Basic concept	204A	623
charts	206A	379	Circuit elements	204A	623
Thyristor circuits, snabber networks for	206A	462	Design example	204A	628
Thyristor flasher	206A	452	Transistors, high-voltage, medium-power	2017	020
Thyristor gate characteristics	206A	436	silicon n-p-n (technical data)	204A	268
Thyristor horizontal deflection system			Transistors, high-voltage, high-power,	2017	2.00
for color TV receivers:	2004	450	silicon n-p-n (technical data)	204A	260,
Auxiliary power supplies	206A	459	Sincon in p in (coormical data)	20 1	284-313
Circuit descriptions	206A	456	Transistor, rf power single-sideband		
Commutation and energy-transfer circuit	206 4	AEC	(technical data)	205A	98,371
General design considerations	206A 206A	456 455	Transistors, high-power, silicon n-p-n	2007.	, 1
High-voltage section	206A 206A	455 458	types (technical data)	204A	28
Linearity circuit	206A 206A	458 459	Transistors, hometaxial-base, molded-		_5
Raster correction circuit	206A	458	silicon-plastic (technical data)	204A	68
	2007		•		

	Databook	Page	l	Databook	Page
Transistors, medium-power, silicon			Versawatt transistors, high-current,		
n-p-n types (technical data)	204A	20,36	silicon n-p-n (technical data)	204A	111
Transistor structure, intrinsic	205A	427	Versawatt transistors, hometaxial-base		
Transistors, versawatt, silicon n-p-n	204A	76,111,	silicon n-p-n (technical data)	204A	76
(technical data)		145,161	Versawatt transistors, silicon p-n-p,		44-
Transistor-zener diode-diode array (technical data)	201A	196	(technical data)	204A	145 344
Transmission of analog and digital signals	201A 203A	319	VHF mixer, MOS-transistor	202A 202A	344 344
Transmission-line reflections	203A	343	Design considerations	202A 202A	344 345
Transmission-line transformers	205A	463	Design example Maximum available gain	202A 202A	346
Triac applications, circuit factors charts	206A	379	Maximum usable gain	202A	346
Triac circuit, full-wave:			Video amplifier, integrated-circuit	202A	153
AC	206A	380	Applications	202A	158
DC	206A	381	Biasing	202A	153
Triac controls for three-phase, power			Characteristics	202A	155
systems	206A	467	Circuit description	202A	153
Triac gate characteristics	206A	390	Common-mode rejection	202A	157
Triac product matrix Triacs for use with IC zero-voltage switch	206A 206A	13 141	Gain control	202A	157
Triacs, isolated-tab (technical data)	206A 206A	141	Harmonic distortion	202A 202A	158 156
Triacs with integral diac (technical data)	206A	48	Input and output impedance Swing capability	202A 202A	158
Traics, 400-Hz types (technical data)	206A	67,119	Video amplifiers, integrated-circuit	202A	77,
Triacs (technical data)	206A	21-148	Video ampirilers, integrated-circuit	2027	182,268
Triac voltage-current characteristic	206A	390	Video and wide-band amplifier,		.02,200
Trigger circuits, crowbar	204A	685	integrated-circuit (technical data)	201A	278,
Tri-level comparator, COS/MOS	203A	409			284,304
Triple-tuned interstage filter	202A	23	Video detection, linear	202A	46
True/complement buffer, COS/MOS quad			Video detector, integrated-circuit	202A	49
(technical data)	203A	199	Video if amplification	202A	46
Tuned amplifier, integrated circuit	202A	138	Voltage-controlled oscillators	203A	359
Turn-on time definitions (SCR)	206A	363	Voltage-current curves	202A	31
TV circuits	206A	41	Voltage-follower amplifier, COS/MOS	203A	299
TV receiver	202A	46	Voltage follower, integrated-circuit	202A 204A	281 633.692
Two-transistor analogy (of SCR)	206A	434	Voltage regulation Voltage-regulator modules	204A 204A	690
			Voltage regulators, ac	206A	420
			Voltage regulators, integrated-circuit	20071	720
	205.4		(technical data)	201A	409
UHF amplifier, single-ended	205A	477 422	Voltage regulators, power-hybrid circuit:		
UHF power generation  Package considerations	205A 205A	422	Assembly and handling	204A	692
Pulsed operation of rf power trans.	205A	425	Basic structure	204A	686
Reliability considerations	105A	424	Circuit description	204A	684
RF performance criteria	205A	422	Foldback circuit, analysis of	204A	687
Safe-area curves for rf power trans.	205A	425	Operating considerations	204A	689
UHF power transistors, broadband			Power dissipation	204A	688
applications of	205A	473	Voltage regulator, series type	204A	581
Broadband amplifier chain	205A	481	Volume-control circuit, conventional	202A	38 38
Broadband circuit design approach	205A	475	Volume-control circuit, feedback type Volume-control circuit, losser type	202A 202A	38 38
Combined-transistor stage	205A	481	Volume controls, types of	202A	38
Gain equalizer	205A 205A	479 477	Volume-control tapers	202A	40
Single-ended amplifier UHF power transistors, characteristics of	205A	473	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
Hot-spot thermal resistance	205A	473			
Overdrive capability	205A	473	Wideband multipurpose amplifier,		
Pulsed operation	205A	473	integrated-circuit	202A	173
Ultor voltage	206A	404	Applications	202A 202A	182
Universal motors	206A	368	Circuit description	202A	174
Universal motor speed controls	206A	396	Gain-frequency response	202A	176
			Limiting	202A	176,181
			Noise performance	202A	181
			Operating characteristics	202A	175
Variable-feedback volume-control circuits,	202A	38	Wideband multipurpose power amplifiers,		
VCO, phase-locked	203A	359	integrated circuit:	200 4	400
Versawatt transistors, epitaxial-base,	204A	161	Applications Circuit description and operation	202A 202A	190 187
silicon n-p-n (technical data)	∠04A	101	Gircuit description and operation	202A	107

	Databook	Page	1	Databook	Page
Operating characteristics	202A	190	Inductive-load switching	202A	240
Technical data	201A	270	Load characteristics	202A	226
Wideband video and if amplifier,			Proportional control	202A	239
integrated-circuit:			Sensing amplifier	202A	238
Bias modes	202A	197	Sensor isolation	202A	231
Characteristics	202A	198	Supplementary characteristics data	202A	240
Circuit	202A	201	Temperature-controller application	202A	227
Circuit description	202A	195	Technical data	201A	380
Construction techniques	202A	203	Zero-voltage switches, integrated-		
Ratings	202A	198	circuit,	206A	477,489
Stability considerations	202A	202	Characteristics data	206A	493
Technical data	201A	284	Circuit operation	206A	477,489
			Effect of thyristor load	206A	478
			Fail-safe feature	206A	478,493
			Half-cycling effect	206A	478
Y parameters	202A	93	Hysteresis characteristics	206A	478,492
•			Inductive-load switching	206A	493
			On-off sensing amplifier	206A	491
			Proportional control	206A	492
Zero-voltage switches integrated-circuit	202A	224,236	Applications	206A	479,493
Applications	202A	240	Zero-voltage switching	206A	450
Circuit operation	202	224,270	Zero-voltage switches, integrated		
Fail-safe feature	202A	226,240	circuit (technical data)	201A	380
Half-cycling effect	202A	226	Zero-voltage switch, integrated-circuit	206A	467
Hysteresis characteristics	202A	226,239	Zero-voltage synchronous switching	206A	469

Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No.	Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page
1N248C 1N249C 1N250C 1N440B 1N441B	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	6 6 5 5	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	326 326 262	1N5391 1N5392 1N5393 1N5394 1N5395	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	478 478 478 478 478	SSD-206A 300 SSD-206A 300 SSD-206A 300 SSD-206A 300 SSD-206A 300
1N442B 1N443B 1N444B 1N445B 1N536	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	5 5 5 5 3	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	262 262 262	1N5396 1N5397 1N5398 1N5399 2N176	RECT RECT RECT RECT PWR	THC-500B THC-500B THC-500B THC-500B SPG-201J	478 478 478 478 14	SSD-206A 300 SSD-206A 300 SSD-206A 300 SSD-206A 300 SSD-204A 572
1N537 1N538 1N539 1N540 1N547	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	3 3 3 3	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	265 265 265	2N217 2N274 2N301 2N301A 2N351	PWR PWR PWR PWR PWR	SPG-201J SPG-201J SPG-201J SPG-201J SPG-201J	14 14 14 14 14	SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-204A 572
1N1095 1N1183A 1N1184A 1N1186A 1N1187A	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	38 38 38 38 38	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	332 332 332 332	2N376 2N404 2N414 2N681 2N682	PWR PWR PWR SCR SCR	SPG-201J SPG-201J SPG-201J THC-500B THC-500B	14 14 14 96 96	SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-206A 233 SSD-206A 233
1N1188A 1N1189A 1N1190A 1N1195A 1N1196A	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	38 38 38 6 6	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	332 332 326	2N683 2N684 2N685 2N686 2N687	SCR SCR SCR SCR SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	96 96 96 96 96	SSD-206A 233 SSD-206A 233 SSD-206A 233 SSD-206A 233 SSD-206A 233
1N1197A 1N1198A 1N1199A 1N1200A 1N1202A	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	6 20 20 20	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	326 320 320 320	2N688 2N689 2N690 2N697 2N699	SCR SCR SCR PWR PWR	THC-500B THC-500B THC-500B PTD-187D PTD-187D	96 96 .96 16 22	SSD-206A 233 SSD-206A 233 SSD-206A 233 SSD-204A 472 SSD-204A 320
1N1203A 1N1204A 1N1205A 1N1206A 1N1341B	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	20 20 20 20 58	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	320 320 320	2N718A 2N720A 2N918 2N1066 2N1183	PWR PWR RF PWR PWR	SPG-201J SPG-201J RFT-700K SPG-201J SPG-201J	14 14 83 14 14	SSD-204A 572 SSD-204A 572 SSD-205A 18 SSD-204A 572 SSD-204A 572
1N1342B 1N1344B 1N1345B 1N1346B 1N1347B	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	58 58 58 58 58	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	317 317 317	2N1183A 2N1183B 2N1184 2N1184A 2N1184B	PWR PWR PWR PWR PWR	SPG-201J SPG-201J SPG-201J SPG-201J SPG-201J	14 14 14 14 14	SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-204A 572
1N1348B 1N1612 1N1613 1N1614 1N1615	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	58 18 18 18 18	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	315 315 315	2N1224 2N1225 2N1226 2N1285 2N1395	PWR PWR PWR PWR PWR	SPG-201J SPG-201J SPG-201J SPG-201J SPG-201J	14 14 14 14 14	SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-204A 572 SSD-204A 572
1N1616 1N1763A 1N1764A 1N2858A 1N2859A	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	18 89 89 91 91	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	272 272 280	2N1396 2N1397 2N1479 2N1480 2N1481	PWR PWR PWR PWR PWR	SPG-201J SPG-201J PTD-187D PTD-187D PTD-187D	14 14 135 135 135	SSD-204A 572 SSD-204A 572 SSD-204A 474 SSD-204A 474 SSD-204A 474
1N2860A 1N2861A 1N2862A 1N2863A 1N2864A	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	91 91 91 91 91	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	280 280 280	2N1482 2N1483 2N1484 2N1485 2N1486	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	135 137 137 137 137	SSD-204A 474 SSD-204A 479 SSD-204A 479 SSD-204A 479 SSD-204A 479
1N3193 1N3194 1N3195 1N3196 1N3253	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	41 41 41 41 41	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	268 268 268	2N1487 2N1488 2N1489 2N1490 2N1491	PWR PWR PWR PWR RF	PTD-187D PTD-187D PTD-187D PTD-187D RFT-700K	139 139 139 139 10	SSD-204A 484 SSD-204A 484 SSD-204A 484 SSD-204A 484 SSD-205A 22
1N3254 1N3255 1N3256 1N3563 1N3754	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	41 41 41 41 39	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	268 268 268	2N1492 2N1493 2N1613 2N1683 2N1700	RF RF PWR PWR PWR	RFT-700K RFT-700K PTD-187D SPG-201J PTD-187D	10 10 106 14 141	SSD-205A 22 SSD-205A 22 SSD-204A 323 SSD-204A 572 SSD-204A 489
1N3755 1N3756 1N5211 1N5212 1N5213	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	39 39 245 245 245	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	258 286 286	2N1701 2N1702 2N1711 2N1842A 2N1843A	PWR PWR PWR SCR SCR	PTD-187D PTD-187D PTD-187D THC-500B THC-500B	141 141 26 28 28	SSD-204A 489 SSD-204A 489 SSD-204A 328 SSD-206A 221 SSD-206A 221
1N5214 1N5215 1N5216 1N5217 1N5218	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	245 245 245 245 245 245	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	286 286 286	2N1844A 2N1845A 2N1846A 2N1847A 2N1848A	SCR SCR SCR SCR SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	28 28 28 28 28	SSD-206A 221 SSD-206A 221 SSD-206A 221 SSD-206A 221 SSD-206A 221

Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No.	Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Pag	ge
2N1849A 2N1850A 2N1893 2N1905 2N1906	SCR SCR PWR PWR PWR	THC-500B THC-500B PTD-187D SPG-201J SPG-201J	28 28 34 14 14	SSD-206A SSD-206A SSD-204A SSD-204A SSD-204A	221 332 572	2N4037 2N4063 2N4064 2N4101 2N4102	PWR PWR PWR SCR SCR	PTD-187D PTD-187D PTD-187D THC-500B THC-500B	216 64 64 114 114	SSD-204A 42 SSD-204A 22 SSD-204A 22 SSD-206A 16 SSD-206A 16	22 22 61
2N2015 2N2016 2N2102 2N2147 2N2148	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D SPG-201J SPG-201J	12 12 106 14 14	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	500 323 572	2N4103 2N4240 2N4314 2N4346 2N4347	SCR PWR PWR PWR PWR	THC-500B PTD-187D PTD-187D SPG-201J PTD-187D	116 135 216 14 528	SSD-206A 21 SSD-204A 22 SSD-204A 42 SSD-204A 57 SSD-204A 4	29 28
2N2270 2N2338 2N2405 2N2631 2N2857	PWR PWR PWR RF RF	PTD-187D PTD-187D PTD-187D RFT-700K RFT-700K	24 141 34 32 61	SSD-204A SSD-204A SSD-204A SSD-205A SSD-205A	489 332 26	2N4348 2N4427 2N4440 2N4932 2N4933	PWR RF RF RF	PTD-187D RFT-700K RFT-700K RFT-700K RFT-700K	526 228 217 249 249	SSD-205A 7 SSD-205A 8 SSD-205A 9	60 79 85 90
2N2869/2N301 2N2870/2N301A 2N2876 2N2895 2N2896	PWR PWR RF PWR PWR	SPG-201J SPG-201J RFT-700K PTD-187D PTD-187D	14 14 32 143 143	SSD-204A SSD-204A SSD-205A SSD-204A SSD-204A	572 26 342	2N5016 2N5034 2N5035 2N5036 2N5037	RF PWR PWR PWR PWR	RFT-700K PTD-187D PTD-187D PTD-187D PTD-187D	255 244 244 244 244	SSD-204A 6 SSD-204A 6 SSD-204A 6	94 68 68 68 68
2N2897 2N3053 2N3054 2N3055 2N3118	PWR PWR PWR PWR RF	SPG-201J PTD-187D PTD-187D PTD-187D RFT-700K	143 432 527 524 42	SSD-204A SSD-204A SSD-204A SSD-204A SSD-205A	348 20 28	2N5038 2N5039 2N5070 2N5071 2N5090	PWR PWR RF RF RF	PTD-187D PTD-187D RFT-700K RFT-700K RFT-700K	367 367 268 269 270	SSD-204A 37 SSD-204A 37 SSD-205A 9 SSD-205A 10 SSD-205A 10	71 98 03
2N3119 2N3228 2N3229 2N3262 2N3263	RF SCR RF RF PWR	RFT-700K THC-500B RFT-700K RFT-700K PTD-187D	44 114 50 56 54	SSD-205A SSD-206A SSD-205A SSD-205A SSD-204A	161 43 46	2N5102 2N5108 2N5109 2N5179 2N5180	RF RF RF RF	RFT-700K RFT-700K RFT-700K RFT-700K RFT-700K	279 280 281 288 289	SSD-205A 11 SSD-205A 11 SSD-205A 12 SSD-205A 12 SSD-205A 13	16 20 26
2N3264 2N3265 2N3266 2N3375 2N3439	PWR PWR PWR RF PWR	PTD-187D PTD-187D PTD-187D RFT-700K PTD-187D	54 54 54 386 64	SSD-204A SSD-204A SSD-204A SSD-205A SSD-204A	354 354 50	2N5189 2N5202 2N5239 2N5240 2N5262	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	296 299 321 321 313	SSD-204A 37 SSD-204A 36 SSD-204A 24 SSD-204A 24 SSD-204A 38	60 41 41
2N3440 2N3441 2N3442 2N3478 2N3528	PWR PWR PWR RF SCR	PTD-187D PTD-187D PTD-187D RFT-700K THC-500B	64 529 528 77 114	SSD-204A SSD-204A SSD-204A SSD-205A SSD-206A	36 44 58	2N5293 2N5294 2N5295 2N5296 2N5297	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	332 332 332 332 332	SSD-204A 7 SSD-204A 7 SSD-204A 7	76 76 76 76 76
2N3529 2N3553 2N3583 2N3584 2N3585	SCR RF PWR PWR PWR	THC-500B RFT-700K PTD-187D PTD-187D PTD-187D	114 386 138 138 138	SSD-206A SSD-205A SSD-204A SSD-204A SSD-204A	50 229 229	2N5298 2N5320 2N5321 2N5322 2N5323	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	332 325 325 325 325	SSD-204A 7 SSD-204A 38 SSD-204A 38 SSD-204A 38 SSD-204A 38	89 89
2N3600 2N3632 2N3650 2N3651 2N3652	RF RF SCR SCR SCR	RFT-700K RFT-700K THC-500B THC-500B THC-500B	83 386 408 408 408	SSD-205A SSD-205A SSD-206A SSD-206A SSD-206A	50 236 236	2N5415 2N5416 2N5441 2N5442 2N5443	PWR PWR TRI TRI TRI	PTD-187D PTD-187D THC-500B THC-500B THC-500B	336 336 593 593 593	SSD-204A 43 SSD-204A 43 SSD-206A 12 SSD-206A 12 SSD-206A 12	37 27 27
2N3653 2N3668 2N3669 2N3670 2N3730	SCR SCR SCR SCR PWR	THC-500B THC-500B THC-500B THC-500B SPG-201J	408 116 116 116 14	SSD-206A SSD-206A SSD-206A SSD-206A SSD-204A	214 214 214	2N5444 2N5445 2N5446 2N5470 2N5490	TRI TRI TRI RF PWR	THC-500B THC-500B THC-500B RFT-700K PTD-187D	593 593 593 350 353	SSD-206A 12 SSD-206A 12 SSD-206A 12 SSD-205A 13 SSD-204A 8	27 27
2N3731 2N3732 2N3733 2N3771 2N3772	PWR PWR RF PWR PWR	SPG-201J SPG-201J RFT-700K PTD-187D PTD-187D	14 14 72 525 525	SSD-204A SSD-204A SSD-205A SSD-204A SSD-204A	572 62 52	2N5491 2N5492 2N5493 2N5494 2N5495	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	353 353 353 353 353	SSD-204A 8 SSD-204A 8 SSD-204A 8	85 85 85 85 85
2N3773 2N3839 2N3866 2N3870 2N3871	PWR RF RF SCR SCR	PTD-187D RFT-700K RFT-700K THC-500B THC-500B	526 229 80 578 578	SSD-204A SSD-205A SSD-205A SSD-206A SSD-206A	71 243	2N5496 2N5497 2N5567 2N5568 2N5569	PWR PWR TRI TRI TRI	PTD,187D PTD-187D THC-500B THC-500B THC-500B	353 353 457 457 457	SSD-204A 8 SSD-206A 8 SSD-206A 8	85 85 83 83
2N3872 2N3873 2N3878 2N3879 2N3896	SCR SCR PWR PWR SCR	THC-500B THC-500B PTD-187D PTD-187D THC-500B	578 578 299 299 578	SSD-206A SSD-206A SSD-204A SSD-204A SSD-206A	243 360 360 243	2N5570 2N5571 2N5572 2N5573 2N5574	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	457 458 458 458 458	SSD-206A 9 SSD-206A 9 SSD-206A 9 SSD-206A 9	33 98 98 98 98
2N3897 2N3898 2N3899 2N4012 2N4036	SCR SCR SCR RF PWR	THC-500B THC-500B THC-500B RFT-700K PTD-187D	578 578 578 90 216	SSD-206A SSD-206A SSD-206A SSD-205A SSD-204A	243 243 75	2N5575 2N5578 2N5671 2N5672 2N5754	PWR PWR PWR PWR TRI	PTD-187D PTD-187D PTD-187D PTD-187D THC-500B	359 359 383 383 414	SSD-204A 9 SSD-204A 39 SSD-204A 39	

								index to Devices			
Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No.	Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No.	Page
2N5755 2N5756 2N5757 2N5781 2N5782	TRI TRI TRI PWR PWR	THC-500B THC-500B THC-500B PTD-187D PTD-187D	414 414 414 413 413	SSD-206A SSD-206A SSD-206A SSD-204A SSD-204A	22 22 22 100 100	2N6259 2N6260 2N6261 2N6262 2N6263	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	526 527 527 528 529	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	60 20 20 44 36
2N5783 2N5784 2N5785 2N5786 2N5804	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	413 413 413 413 407	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	100 100 100	2N6264 2N6265 2N6266 2N6267 2N6268	PWR RF RF RF RF	PTD-187D RFT-700K RFT-700K RFT-700K RFT-700K	529 543 544 545 546	SSD-204A SSD-205A SSD-205A SSD-205A SSD-205A	237 243
2N5805 2N5838 2N5839 2N5840 2N5913	PWR PWR PWR PWR RF	PTD-187D PTD-187D PTD-187D PTD-187D RFT-700K	407 410 410 410 423	SSD-204A SSD-204A SSD-204A SSD-204A SSD-205A	253 253 253	2N6269 2N6288 2N6289 2N6290 2N6291	RF PWR PWR PWR PWR	RFT-700K PTD-187D PTD-187D PTD-187D PTD-187D	546 542 542 542 542	SSD-205A SSD-204A SSD-204A SSD-204A SSD-204A	161 161 161
2N5914 2N5915 2N5916 2N5917 2N5918	RF RF RF RF	RFT-700K RFT-700K RFT-700K RFT-700K RFT-700K	424 424 425 425 448	SSD-205A SSD-205A SSD-205A SSD-205A SSD-205A	148 154 154	2N6292 2N6293 2N6354 2N6371 2N6372	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	542 542 582 607 608	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	161 415 119
2N5919 2N5919A 2N5920 2N5921 2N5954	RF RF RF PWR	RFT-700K RFT-700K RFT-700K RFT-700K PTD-187D	426 505 440 427 435	SSD-205A SSD-205A SSD-205A SSD-205A SSD-204A	172 178 184	2N6373 2N6374 2N6383 2N6384 2N6385	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	608 609 609 609	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	169 455 455
2N5955 2N5956 2N5992 2N5993 2N5994	PWR PWR RF RF RF	PTD-187D PTD-187D RFT-700K RFT-700K RFT-700K	435 435 451 452 453	SSD-204A SSD-204A SSD-205A SSD-205A SSD-205A	138 192 197	2N6386 2N6387 2N6388 3N128 3N138	PWR PWR PWR MOS/FET MOS/FET	PTD-187D PTD-187D PTD-187D MOS-160C MOS-160C	610 610 610 309 283	SSD-204A SSD-204A SSD-204A SSD-201A SSD-201A	461 461 568
2N5995 2N5996 2N6032 2N6033 2N6055	RF RF PWR PWR PWR	RFT-700K RFT-700K PTD-187D PTD-187D PTD-187D	454 455 462 462 563	SSD-205A SSD-205A SSD-204A SSD-204A SSD-204A	213 401 401	3N139 3N140 3N141 3N142 3N143	MOS/FET MOS/FET MOS/FET MOS/FET MOS/FET	MOS-160C MOS-160C MOS-160C MOS-160C MOS-160C	284 285 285 286 309	SSD-201A SSD-201A SSD-201A SSD-201A SSD-201A	610 610 582
2N6056 2N6077 2N6078 2N6079 2N6093	PWR PWR PWR PWR RF	PTD-187D PTD-187D PTD-187D PTD-187D RFT-700K	563 492 492 492 484	SSD-204A SSD-204A SSD-204A SSD-204A SSD-205A	260 260 260	3N152 3N153 3N154 3N159 3N187	MOS/FET MOS/FET MOS/FET MOS/FET	MOS-160C MOS-160C MOS-160C MOS-160C MOS-160C	314 320 335 326 436	SSD-201A SSD-201A SSD-201A SSD-201A SSD-201A	593 596 618
2N6098 2N6099 2N6100 2N6101 2N6102	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	485 485 485 485 485	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	111 111 111	3N200 29 29A 29B 29C	MOS/FET PWR PWR PWR PWR	MOS-160C PTD-187D PTD-187D PTD-187D PTD-187D	437 583 583 583 583	SSD-201A SSD-204A SSD-204A SSD-204A SSD-204A	175 175 175
2N6103 2N6104 2N6105 2N6106 2N6107	PWR RF RF PWR PWR	PTD-187D RFT-700K RFT-700K PTD-187D PTD-187D	485 504 504 488 488	SSD-204A SSD-205A SSD-205A SSD-204A SSD-204A	224 224 145	30 30A 30B 30C 31	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	584 584 584 584 585	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	180 180 180
2N6108 2N6109 2N6110 2N6111 2N6175	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	488 488 488 488 508	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	145 145 145	31A 31B 31C 32 32A	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	585 585 585 586 586	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	185 185 190
2N6176 2N6177 2N6178 2N6179 2N6180	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	508 508 562 562 562	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	268 407 407	32B 32C 41 41A 41B	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	586 586 587 587 587	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	190 195 195
2N6181 2N6211 2N6212 2N6213 2N6214	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	562 507 507 507 507	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	443 443 443	41C 42 42A 42B 42C	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	587 588 588 588 588	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	200 200 200
2N6246 2N6247 2N6248 2N6249 2N6250	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	541 541 541 523 523	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	153 153 276	101 102 103 104 105	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	557 557 557 557 556	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	205 205 205
2N6251 2N6253 2N6254 2N6257 2N6258	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	523 524 524 525 525	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	276 28 28 52 52	106A 106B 106C 106D 106E	SCR SCR SCR SCR SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	555 555 555 555 555	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	150 150 150

Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No.	Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Pa	age
106F 106M 106Q 106Y 107A	SCR SCR SCR SCR SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	555 555 555 555 555	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	150 150 150	40314 40315 40316 40317 40318	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	78 78 78 78 78	SSD-204A 5 SSD-204A 5 SSD-204A 5 SSD-204A 5 SSD-204A 5	510 510 510
107B 107C 107D 107E 107F	SCR SCR SCR SCR SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	555 555 555 555 555	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	150 150	40319 40320 40321 40322 40323	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	78 78 78 78 78	SSD-204A 5	
107M 107Q 107Y 201 202	SCR SCR SCR PWR PWR	THC-500B THC-500B THC-500B PTD-187D PTD-187D	555 555 555 557 557	SSD-206A SSD-206A SSD-206A SSD-204A SSD-204A	150 150 150 205 205	40324 40325 40326 40327 40328	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	78 78 78 78 78		510
203 204 205 370 371	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	557 557 556 558 558	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	205 209 213	40340 40341 40346 40346V1 40346V2	RF RF PWR PWR PWR	RFT-700K RFT-700K PTD-187D PTD-187D PTD-187D	74 74 211 211 211	SSD-205A 2 SSD-204A 2 SSD-204A 2	295 295 237 237 237
410 411 413 423 431	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	509 510 511 512 513	SSD-204A SSD-204A	284 290 296 302 308	40347 40347V1 40347V2 40348 40348V1	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	88 88 88 88	SSD-204A 1 SSD-204A 1	129 129 129 129 129
520 521 1000 1001 40022	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D SPG-201J	558 558 594 594 14	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A		40348V2 40349 40349V1 40349V2 40360	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	88 88 88 88 78	SSD-204A 1 SSD-204A 1 SSD-204A 1 SSD-204A 5	129 129 129
40050 40051 40080 40081 40082	PWR PWR RF RF RF	SPG-201J PTD-187D RFT-700K RFT-700K RFT-700K	14 14 301 301 301	SSD-205A SSD-205A	572 572 260 260 260	40361 40362 40363 40364 40366	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	78 78 78 78 215	SSD-204A 5 SSD-204A 5	510 510 510 510 510 421
40084 40108 40109 40110 40111	PWR RECT RECT RECT RECT	PTD-187D THC-500B THC-500B THC-500B THC-500B	40 48 48 48 48	SSD-204A SSD-206A SSD-206A SSD-206A SSD-206A	505 319 319 319 319	40367 40368 40369 40372 40373	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	215 215 215 527 529	SSD-204A 4 SSD-204A 4 SSD-204A	421 421 421 20 36
40112 40113 40114 40115 40208	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	48 48 48 48 120		319	40374 40375 40385 40389 40390	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	128 299 215 432 64	SSD-204A 4 SSD-204A 4 SSD-204A 3	229 360 421 348 222
40209 40210 40211 40212 40213	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	120 120 120 120 120	SSD-206A SSD-206A SSD-206A	324 324 324 324 324 324	40391 40392 40394 40406 40407	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	216 432 216 219 219	SSD-204A 3 SSD-204A 4	428 348 428 516 516
40214 40216 40250 40250V1 40251	RECT SCR PWR PWR PWR	THC-500B THC-500B PTD-187D PTD-187D PTD-187D	120 247 112 112 112	SSD-206A SSD-204A	324 250 124 124 124	40408 40409 40410 40411 40412	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	219 219 219 219 211	SSD-204A 5 SSD-204A 5 SSD-204A 5 SSD-204A 5 SSD-204A 2	516 516 516
40254 40266 40267 40279 40280	PWR RECT RECT RF RF	SPG-201J THC-500B THC-500B RFT-700K RFT-700K	14 75 75 46 68	SSD-206A	309 309 264	40412V1 40412V2 40414 40421 40429	PWR PWR RF PWR TRI	PTD-187D PTD-187D RFT-700K SPG-201J THC-500B	211 211 259 14 351	SSD-205A 2 SSD-204A 5	237 237 299 572 41
40281 40282 40290 40291 40292	RF RF RF RF	RFT-700K RFT-700K RFT-700K RFT-700K RFT-700K	68 70 70 70	SSD-205A SSD-205A SSD-205A SSD-205A SSD-205A	268 272 272	40430 40431 40432 40439 40440	TRI TRI TRI PWR PWR	THC-500B THC-500B THC-500B SPG-201J SPG-201J	351 477 477 14 14	SSD-206A SSD-206A SSD-204A 5 SSD-204A 5	572
40294 40296 40305 40306 40307	RF RF RF RF	RFT-700K RFT-700K RFT-700K RFT-700K RFT-700K	202 603 144 144 144	SSD-205A SSD-205A SSD-205A	283 290 290 290	40446 40462 40467A 40468A 40484	RF PWR MOS/FET MOS/FET PWR	RFT-700K SPG-201J MOS-160C MOS-160C SPG-201J	301 14 324 323 14	SSD-201A 6 SSD-201A 6 SSD-204A 5	572 601 606 572
40309 40310 40311 40312 40313	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	78 78 78 78 78	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	510 510	40485 40486 40502 40503 40504	TRI TRI TRI TRI SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	352 352 351 351 266	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	54 54 41 41 168

Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No.	Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page
40505 40506 40509 40510 40511	SCR SCR TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	266 266 352 352 477	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	168 54 54	40644 40654 40655 40656 40657	RECT SCR SCR SCR SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	354 496 496 496 496	SSD-206A 290 SSD-206A 191 SSD-206A 191 SSD-206A 191 SSD-206A 191
40512 40513 40514 40525 40526	TRI PWR PWR TRI TRI	THC-500B PTD-187D PTD-187D THC-500B THC-500B	477 244 244 470 470	SSD-206A SSD-204A SSD-204A SSD-206A SSD-206A	68 68 27	40658 40659 40660 40661 40662	SCR SCR TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	496 496 459 459 459	SSD-206A 191 SSD-206A 191 SSD-206A 112 SSD-206A 112 SSD-206A 112
40527 40528 40529 40530 40531	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	470 470 470 470 470	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	27 27 27	40663 40664 40665 40666 40667	TRI TRI RF RF TRI	THC-500B THC-500B RFT-700K RFT-700K THC-500B	459 375 386 386 375	SSD-206A 112 SSD-206A 61 SSD-205A 50 SSD-205A 50 SSD-206A 61
40532 40533 40534 40535 40536	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	470 470 470 470 470	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	27 27 27	40668 40669 40671 40672 40673	TRI TRI TRI TRI MOS/FET	THC-500B THC-500B THC-500B THC-500B MOS-160C	364 364 459 459 381	SSD-206A 73 SSD-206A 73 SSD-206A 112 SSD-206A 112 SSD-201A 679
40537 40538 40539 40542 40543	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	320 320 303 304 304	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	523 527 531	40680 40681 40682 40683 40684	SCR SCR SCR SCR TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	578 578 578 578 414	SSD-206A 242 SSD-206A 242 SSD-206A 242 SSD-206A 242 SSD-206A 22
40544 40546 40553 40554 40555	PWR PWR SCR SCR SCR	PTD-187D SPG-201J THC-500B THC-500B THC-500B	303 14 306 306 306	SSD-204A SSD-204A SSD-206A SSD-206A SSD-206A	572 175 175	40685 40686 40687 40688 40689	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	414 414 414 593 593	SSD-206A 22 SSD-206A 22 SSD-206A 22 SSD-206A 127 SSD-206A 127
40559A 40575 40576 40577 40578	MOS/FET TRI TRI RF RF	MOS-160C THC-500B THC-500B RFT-700K RFT-700K	323 300 300 297 298	SSD-201A SSD-206A SSD-206A SSD-205A SSD-205A	105 105 305	40690 40691 40692 40693 40694	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	593 431 431 406 406	SSD-206A 127 SSD-206A 34 SSD-206A 34 SSD-206A 141 SSD-206A 141
40581 40582 40594 40595 40600	RF RF PWR PWR MOS/FET	RFT-700K RFT-700K PTD-187D PTD-187D MOS-160C	301 301 358 358 333	SSD-205A SSD-205A SSD-204A SSD-204A SSD-201A	260 537 537	40695 40696 40697 40698 40699	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141
40601 40602 40603 40604 40605	MOS/FET MOS/FET MOS/FET MOS/FET RF	MOS-160C MOS-160C MOS-160C MOS-160C RFT-700K	333 333 334 334 389	SSD-201A SSD-201A SSD-201A SSD-201A SSD-205A	624 632 632	40700 40701 40702 40703 40704	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141
40606 40608 40611 40612 40613	RF RF PWR PWR PWR	RFT-700K RFT-700K PTD-187D SPĞ-201J PTD-187D	600 356 358 14 358	SSD-205A SSD-205A SSD-204A SSD-204A SSD-204A	332 537 572	40705 40706 40707 40708 40709	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141
40616 40618 40621 40622 40623	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D SPG-201J	358 358 358 358 14	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	537 537 537	40710 40711 40712 40713 40714	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141
40624 40625 40626 40627 40628	PWR PWR PWR PWR PWR	PTD-187D PTD-187D SPG-201J PTD-187D PTD-187D	358 358 14 358 358	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	537 572 537	40715 40716 40717 40718 40719	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141
40629 40630 40631 40632 40633	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	358 358 358 358 358	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	537 537 537	40720 40721 40722 40723 40724	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141
40634 40635 40636 40637 40638	PWR PWR PWR PWR TRI	PTD-187D PTD-187D PTD-187D SPG-201J THC-500B	358 358 358 14 352	SSD-204A SSD-204A SSD-204A SSD-204A SSD-206A	537 537 572 54	40725 40726 40727 40728 40729	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141
40639 40640 40641 40642 40643	TRI SCR SCR RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	352 354 354 354 354	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	179 179 290	40730 40731 40732 40733 40734	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	406 406 406 406 406	SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141 SSD-206A 141

made to D	Product		File	DATA- BOOK		Product		File	DATA- BOOK
Type No. 40735	Line SCR	Catalog THC-500B	No. 408	Vol. No. Page SSD-206A 236	Type No. 40823	Line	Catalog	No. 465	Vol. No. Page
40735 40737 40738 40739 40740	SCR SCR SCR SCR SCR	THC-500B THC-500B THC-500B THC-500B	417 417 417 417	SSD-206A 206 SSD-206A 206 SSD-206A 206 SSD-206A 206	40823 40833 40834 40835 40836	MOS/FET SCR SCR SCR RF	MOS-160C THC-500B THC-500B THC-500B RFT-700K	496 496 496 497	SSD-201A 666 SSD-206A 192 SSD-206A 192 SSD-206A 192 SSD-205A 336
40741	SCR	THC-500B	417	SSD-206A 206	40837	RF	RFT-700K	497	SSD-205A 336
40742	SCR	THC-500B	417	SSD-206A 206	40841	MOS/FET	MOS-160C	489	SSD-201A 673
40743	SCR	THC-500B	417	SSD-206A 206	40842	TRI	THC-500B	493	SSD-206A 79
40744	SCR	THC-500B	417	SSD-206A 206	40850	PWR	PTD-187D	498	SSD-204A 314
40745	SCR	THC-500B	417	SSD-206A 206	40851	PWR	PTD-187D	498	SSD-204A 314
40746	SCR	THC-500B	417	SSD-206A 206	40852	PWR	PTD-187D	498	SSD-204A 314
40747	SCR	THC-500B	417	SSD-206A 206	40853	PWR	PTD-187D	498	SSD-204A 314
40748	SCR	THC-500B	417	SSD-206A 206	40854	PWR	PTD-187D	498	SSD-204A 314
40749	SCR	THC-500B	418	SSD-206A 225	40867	SCR	THC-500B	501	SSD-206A 200
40750	SCR	THC-500B	418	SSD-206A 225	40868	SCR	THC-500B	501	SSD-206A 200
40751	SCR	THC-500B	418	SSD-206A 225	40869	SCR	THC-500B	501	SSD-206A 200
40752	SCR	THC-500B	418	SSD-206A 225	40885	PWR	PTD-187D	508	SSD-204A 268
40753	SCR	THC-500B	418	SSD-206A 225	40886	PWR	PTD-187D	508	SSD-204A 268
40754	SCR	THC-500B	418	SSD-206A 225	40887	PWR	PTD-187D	508	SSD-204A 268
40755	SCR	THC-500B	418	SSD-206A 225	40888	SCR	THC-500B	522	SSD-206A 187
40756	SCR	THC-500B	418	SSD-206A 225	40889	SCR	THC-500B	522	SSD-206A 187
40757	SCR	THC-500B	418	SSD-206A 225	40890	RECT	THC-500B	522	SSD-206A 304
40758	SCR	THC-500B	418	SSD-206A 225	40891	RECT	THC-500B	522	SSD-206A 304
40759	SCR	THC-500B	418	SSD-206A 225	40892	RECT	THC-500B	522	SSD-206A 304
40760	SCR	THC-500B	418	SSD-206A 225	40893	RF	RFT-700K	514	SSD-205A 342
40761 40762 40766 40767 40768	TRI TRI TRI TRI SCR	THC-500B THC-500B THC-500B THC-500B THC-500B	431 431 431 431 476	SSD-206A 34 SSD-206A 34 SSD-206A 34 SSD-206A 34 SSD-206A 185	40894 40895 40896 40897 40898	RF RF RF RF	RFT-700K RFT-700K RFT-700K RFT-700K RFT-700K	514 514 514 514 538	SSD-205A 342 SSD-205A 342 SSD-205A 342 SSD-205A 342 SSD-205A 351
40769	TRI	THC-500B	441	SSD-206A 35	40899	RF	RFT-700K	538	SSD-205A 351
40770	TRI	THC-500B	441	SSD-206A 35	40900	TRI	THC-500B	540	SSD-206A 143
40771	TRI	THC-500B	441	SSD-206A 35	40901	TRI	THC-500B	540	SSD-206A 143
40772	TRI	THC-500B	441	SSD-206A 35	40902	TRI	THC-500B	540	SSD-206A 143
40773	TRI	THC-500B	442	SSD-206A 67	40909	RF	RFT-700K	547	SSD-205A 359
40774	TRI	THC-500B	442	SSD-206A 67	40910	PWR	PTD-187D	527	SSD-204A 20
40775	TRI	THC-500B	443	SSD-206A 90	40911	PWR	PTD-187D	527	SSD-204A 20
40776	TRI	THC-500B	443	SSD-206A 90	40912	PWR	PTD-187D	529	SSD-204A 36
40777	TRI	THC-500B	443	SSD-206A 90	40913	PWR	PTD-187D	529	SSD-204A 36
40778	TRI	THC-500B	443	SSD-206A 90	40915	RF	RFT-700K	574	SSD-205A 363
40779 40780 40781 40782 40783	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	443 443 443 443 443	SSD-206A 90 SSD-206A 90 SSD-206A 90 SSD-206A 90 SSD-206A 90	40916 40917 40918 40919 40920	TRI TRI TRI TRI TRI	THC-500B THC-500B THC-500B THC-500B THC-500B	549 549 549 549 549	SSD-206A 134 SSD-206A 134 SSD-206A 134 SSD-206A 134
40784	TRI	THC-500B	443	SSD-206A 90	40921	TRI	THC-500B	549	SSD-206A 134
40785	TRI	THC-500B	443	SSD-206A 90	40922	TRI	THC-500B	549	SSD-206A 134
40786	TRI	THC-500B	443	SSD-206A 90	40923	TRI	THC-500B	549	SSD-206A 134
40787	TRI	THC-500B	487	SSD-206A 119	40924	TRI	THC-500B	549	SSD-206A 134
40788	TRI	THC-500B	487	SSD-206A 119	40925	TRI	THC-500B	593	SSD-206A 127
40789	TRI	THC-500B	487	SSD-206A 119	40926	TRI	THC-500B	593	SSD-206A 127
40790	TRI	THC-500B	487	SSD-206A 119	40927	TRI	THC-500B	593	SSD-206A 127
40791	TRI	THC-500B	487	SSD-206A 119	40934	RF	RFT-700K	550	SSD-205A 367
40792	TRI	THC-500B	487	SSD-206A 119	40936	RF	RFT-700K	551	SSD-205A 371
40793	TRI	THC-500B	487	SSD-206A 119	40937	SCR	THC-500B	578	SSD-206A 243
40794	TRI	THC-500B	487	SSD-206A 119	40938	SCR	THC-500B	578	SSD-206A 243
40795	TRI	THC-500B	457	SSD-206A 83	40940	RF	RFT-700K	553	SSD-205A 375
40796	TRI	THC-500B	457	SSD-206A 83	40941	RF	RFT-700K	554	SSD-205A 380
40797	TRI	THC-500B	458	SSD-206A 98	40942	SCR	THC-500B	567	SSD-206A 161
40798	TRI	THC-500B	458	SSD-206A 98	40943	SCR	THC-500B	567	SSD-206A 161
40799	TRI	THC-500B	457	SSD-206A 83	40944	SCR	THC-500B	567	SSD-206A 161
40800	TRI	THC-500B	457	SSD-206A 83	40945	SCR	THC-500B	567	SSD-206A 161
40801	TRI	THC-500B	457	SSD-206A 83	40946	TRI	THC-500B	351	SSD-206A 41
40802	TRI	THC-500B	458	SSD-206A 98	40947	TRI	THC-500B	351	SSD-206A 41
40803	TRI	THC-500B	458	SSD-206A 98	40948	TRI	THC-500B	352	SSD-206A 54
40804	TRI	THC-500B	458	SSD-206A 98	40949	TRI	THC-500B	352	SSD-206A 54
40805	TRI	THC-500B	459	SSD-206A 112	40950	TRI	THC-500B	352	SSD-206A 54
40806	TRI	THC-500B	459	SSD-206A 112	40952	SCR	THC-500B	578	SSD-206A 243
40807	TRI	THC-500B	459	SSD-206A 112	40953	RF	RFT-700K	579	SSD-205A 384
40808	RECT	THC-500B	449	SSD-206A 311	40954	RF	RFT-700K	579	SSD-205A 384
40809	RECT	THC-500B	449	SSD-206A 311	40955	RF	RFT-700K	579	SSD-205A 384
40819	MOS/FET	MOS-160C	463	SSD-201A 650	40956	RECT	THC-500B	580	SSD-206A 333
40820	MOS/FET	MOS-160C	464	SSD-201A 658	40957	RECT	THC-500B	580	SSD-206A 333
40821	MOS/FET	MOS-160C	464	SSD-201A 658	40958	RECT	THC-500B	580	SSD-206A 333
40822	MOS/FET	MOS-160C	465	SSD-201A 666	40959	RECT	THC-500B	580	SSD-206A 333

Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page
40960 40964 40965 40967 40968	RECT RF RF RF RF	THC-500B RFT-700K RFT-700K RFT-700K RFT-700K	580 581 581 596 596	SSD-206A 333 SSD-205A 389 SSD-205A 389 SSD-205A 393 SSD-205A 393	CA3028AH CA3028AL CA3028AS CA3028B CA3028B/1-4	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 515 382 382 400	SSD-201A 534 SSD-201A 545 SSD-201A 344 SSD-201A 344 SSD-201A 355
40970 40972 40973 40974 40975	RF RF RF RF	RFT-700K RFT-700K RFT-700K RFT-700K RFT-700K	604 597 597 597 606	SSD-205A 397 SSD-205A 402 SSD-205A 402 SSD-205A 402 SSD-205A 406	CA3028BF CA3028BS CA3029 CA3029A CA3030	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	382 382 316 310 316	SSD-201A 344 SSD-201A 344 SSD-201A 507 SSD-201A 516 SSD-201A 507
40976 40977 44001 44002 44003	RF RF RECT RECT RECT	RFT-700K RFT-700K THC-500B THC-500B THC-500B	606 606 495 495 495	SSD-205A 406 SSD-205A 406 SSD-206A 296 SSD-206A 296 SSD-206A 296	CA3030A CA3033 CA3033A CA3033H CA3035	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	310 360 360 516 274	SSD-201A 516 SSD-201A 488 SSD-201A 488 SSD-201A 534 SSD-201A 74
44004 44005 44006 44007 45190	RECT RECT RECT RECT PWR	THC-500B THC-500B THC-500B THC-500B PTD-187D	495 495 495 495 559	SSD-206A 296 SSD-206A 296 SSD-206A 296 SSD-206A 296 SSD-204A 217	CA3035H CA3035V1 CA3036 CA3037 CA3037A	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 274 275 316 310	SSD-201A 534 SSD-201A 74 SSD-201A 202 SSD-201A 507 SSD-201A 516
45191 45192 45193 45194 45195	PWR PWR PWR PWR PWR	PTD-187D PTD-187D PTD-187D PTD-187D PTD-187D	559 559 559 559 559	SSD-204A 217 SSD-204A 217 SSD-204A 217 SSD-204A 217 SSD-204A 217	CA3038 CA3038A CA3039 CA3039H CA3039L	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	316 310 343 516 515	SSD-201A 507 SSD-201A 516 SSD-201A 166 SSD-201A 534 SSD-201A 545
45411 45412 CA2111AE CA2111AQ CA3000	DIAC DIAC LIC LIC LIC	THC-500B THC-500B CDL-820E CDL-820E CDL-820E	577 577 612 612 121	SSD-206A 354 SSD-206A 354 SSD-201A 112 SSD-201A 112 SSD-201A 290	CA3040 CA3041 CA3042 CA3043 CA3043H	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	363 318 319 331 516	SSD-201A 284 SSD-201A 90 SSD-201A 98 SSD-201A 57 SSD-201A 534
CA3000/1-4 CA3000H CA3001 CA3001/1-4 CA3001H	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	368 516 122 369 516	SSD-201A 296 SSD-201A 534 SSD-201A 304 SSD-201A 310 SSD-201A 534	CA3044 CA3044V1 CA3045 CA3045/1-4 CA3045F	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	340 340 341 401 341	SSD-201A 78 SSD-201A 78 SSD-201A 221 SSD-201A 227 SSD-201A 221
CA3002 CA3002H CA3004 CA3005 CA3005H	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	123 516 124 125 516	SSD-201A 258 SSD-201A 534 SSD-201A 318 SSD-201A 324 SSD-201A 534	CA3045H CA3045L CA3046 CA3047 CA3047A	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 515 341 360 360	SSD-201A 534 SSD-201A 545 SSD-201A 221 SSD-201A 488 SSD-201A 488
CA3006 CA3007 CA3008 CA3008A CA3010	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	125 126 316 310 316	SSD-201A 324 SSD-201A 331 SSD-201A 507 SSD-201A 516 SSD-201A 507	CA3048 CA3048H CA3049H CA3049L CA3049T	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	377 516 516 515 611	SSD-201A 250 SSD-201A 534 SSD-201A 534 SSD-201A 545 SSD-201A 363
CA3010A CA3011 CA3012 CA3012H CA3013	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	310 128 128 516 129	SSD-201A 516 SSD-201A 264 SSD-201A 264 SSD-201A 534 SSD-201A 62	CA3050 CA3051 CA3052 CA3053 CA3054	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	361 361 387 382 388	SSD-201A 372 SSD-201A 372 SSD-201A 28 SSD-201A 344 SSD-201A 336
CA3014 CA3015 CA3015A CA3015A/1-4 CA3015H	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	129 316 310 371 516	SSD-201A 62 SSD-201A 507 SSD-201A 516 SSD-201A 525 SSD-201A 534	CA3054H CA3054L CA3058 CA3059 CA3059H	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 515 490 490 516	SSD-201A 534 SSD-201A 545 SSD-201A 380 SSD-201A 380 SSD-201A 534
CA3015L CA3016 CA3016A CA3018 CA3018A	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	515 316 310 338 338	SSD-201A 545 SSD-201A 507 SSD-201A 516 SSD-201A 204 SSD-201A 204	CA3060AD CA3060BD CA3060D CA3060E CA3060H	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	537 537 537 537 516	SSD-201A 466 SSD-201A 466 SSD-201A 466 SSD-201A 466 SSD-201A 534
CA3018H CA3018L CA3019 CA3019H CA3020	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 515 236 516 339	SSD-201A 534 SSD-201A 545 SSD-201A 162 SSD-201A 534 SSD-201A 270	CA3062 CA3064 CA3065 CA3066 CA3067	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	421 396 412 466 466	SSD-201A 401 SSD-201A 84 SSD-201A 106 SSD-201A 125 SSD-201A 125
CA3020A CA3020H CA3021 CA3022 CA3023	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	339 516 243 243 243	SSD-201A 270 SSD-201A 534 SSD-201A 278 SSD-201A 278 SSD-201A 278	CA3068 CA3070 CA3071 CA3072 CA3075	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	467 468 468 468 429	SSD-201A 117 SSD-201A 143 SSD-201A 143 SSD-201A 143 SSD-201A 53
CA3023H CA3026 CA3026H CA3028A CA3028AF	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 388 516 382 382	SSD-201A 534 SSD-201A 336 SSD-201A 534 SSD-201A 344 SSD-201A 344	CA3075H CA3076 CA3076H CA3078AS CA3078AT	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 430 516 535 535	SSD-201A 534 SSD-201A 70 SSD-201A 534 SSD-201A 479 SSD-201A 479

Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page
CA3078H CA3078S CA3078T CA3079 CA3080	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	516 535 535 490 475	SSD-201A 534 SSD-201A 479 SSD-201A 479 SSD-201A 380 SSD-201A 458	CA3748CS CA3748CT CA3748S CA3748T CA6078AS	LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	531 531 531 531 592	SSD-201A 501 SSD-201A 501 SSD-201A 501 SSD-201A 501 SSD-201A 496
CA3080A	LIC	CDL-820E	475	SSD-201A 458	CA6078AT	LIC	CDL-820E	592	SSD-201A 496
CA3080AS	LIC	CDL-820E	475	SSD-201A 458	CA6741S	LIC	CDL-820E	592	SSD-201A 496
CA3080H	LIC	CDL-820E	516	SSD-201A 534	CA6741T	LIC	CDL-820E	592	SSD-201A 496
CA3080S	LIC	CDL-820E	475	SSD-201A 458	CD2150	LIC	CDL-820E	308	SSD-201A 443
CA3081	LIC	CDL-820E	480	SSD-201A 170	CD2151	LIC	CDL-820E	308	SSD-201A 443
CA3081H	LIC	CDL-820E	516	SSD-201A 534	CD2152	LIC	CDL-820E	308	SSD-201A 443
CA3082	LIC	CDL-820E	480	SSD-201A 170	CD2153	LIC	CDL-820E	308	SSD-201A 443
CA3082H	LIC	CDL-820E	516	SSD-201A 534	CD2154	LIC	CDL-820E	402	SSD-201A 455
CA3083	LIC	CDL-820E	481	SSD-201A 174	CD2500E	LIC	CDL-820E	392	SSD-201A 437
CA3083F	LIC	CDL-820E	481	SSD-201A 174	CD2501E	LIC	CDL-820E	392	SSD-201A 437
CA3083H	LIC	CDL-820E	516	SSD-201A 534	CD2502E	LIC	CDL-820E	392	SSD-201A 437
CA3084	LIC	CDL-820E	482	SSD-201A 178	CD2503E	LIC	CDL-820E	392	SSD-201A 437
CA3084H	LIC	CDL-820E	516	SSD-201A 534	CD4000AD	COS/MOS	COS-278B	479	SSD-203A 24
CA3084L	LIC	CDL-820E	515	SSD-201A 545	CD4000AE	COS/MOS	COS-278B	479	SSD-203A 24
CA3085	LIC	CDL-820E	491	SSD-201A 409	CD4000AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3085A CA3085AF CA3085AS CA3085B CA3085BF	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	491 491 491 491 491	SSD-201A 409 SSD-201A 409 SSD-201A 409 SSD-201A 409 SSD-201A 409	CD4000AK CD4001AD CD4001AE CD4001AH CD4001AK	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	479 479 479 517 479	SSD-203A 24 SSD-203A 24 SSD-203A 24 SSD-203A 268 SSD-203A 24
CA3085BS CA3085H CA3085F CA3085S CA3086	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	491 516 491 491 483	SSD-201A 409 SSD-201A 534 SSD-201A 409 SSD-201A 409 SSD-201A 234	CD4002AD CD4002AE CD4002AH CD4002AK CD4004A Series	COS/MOS COS/MOS COS/MOS COS/MOS Replaced b	COS-278B COS-278B CQS-278B COS-278B y CD4024A S	479 479 517 479 series	SSD-203A 24 SSD-203A 24 SSD-203A 268 SSD-203A 24
CA3088E	LIC	CDL-820E	560	SSD-201A 42	CD4006AD	COS/MOS	COS-278B	479	SSD-203A 31
CA3089E	LIC	CDL-820E	561	SSD-201A 46	CD4006AE	COS/MOS	COS-278B	479	SSD-203A 31
CA3090Q	LIC	CDL-820E	502	SSD-201A 36	CD4006AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3091D	LIC	CDL-820E	534	SSD-201A 417	CD4006AK	COS/MOS	COS-278B	479	SSD-203A 31
CA3091H	LIC	CDL-820E	516	SSD-201A 534	CD4007AD	COS/MOS	COS-278B	479	SSD-203A 37
CA3093E	LIC	CDL-820E	533	SSD-201A 196	CD4007AE	COS/MOS	COS-278B	479	SSD-203A 37
CA3093H	LIC	CDL-820E	516	SSD-201A 534	CD4007AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3094AT	LIC	CDL-820E	598	SSD-201A 388	CD4007AK	COS/MOS	COS-278B	479	SSD-203A 37
CA3094BT	LIC	CDL-820E	598	SSD-201A 388	CD4008AD	COS/MOS	COS-278B	479	SSD-203A 43
CA3094T	LIC	CDL-820E	598	SSD-201A 388	CD4008AE	COS/MOS	COS-278B	479	SSD-203A 43
CA3095E	LIC	CDL-820E	591	SSD-201A 240	CD4008AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3096AE	LIC	CDL-820E	595	SSD-201A 185	CD4008AK	COS/MOS	COS-278B	479	SSD-203A .43
CA3096E	LIC	CDL-820E	595	SSD-201A 185	CD4009AD	COS/MOS	COS-278B	479	SSD-203A 48
CA3102E	LIC	CDL-820E	611	SSD-201A 363	CD4009AE	COS/MOS	COS-278B	479	SSD-203A 48
CA3118AT	LIC	CDL-820E	532	SSD-201A 210	CD4009AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3118H	LIC	CDL-820E	516	SSD-201A 534	CD4009AK	COS/MOS	COS-278B	479	SSD-203A 48
CA3118T	LIC	CDL-820E	532	SSD-201A 210	CD4010AD	COS/MOS	COS-278B	479	SSD-203A 48
CA3120E	LIC	CDL-820E	Prel.	SSD-201A 159	CD4010AE	COS/MOS	COS-278B	479	SSD-203A 48
CA3121E	LIC	CDL-820E	Prel.	SSD-201A 141	CD4010AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3146AE	LIC	CDL-820E	532	SSD-201A 210	CD4010AK	COS/MOS	COS-278B	479	SSD-203A 48
CA3146E	LIC	CDL-820E	532	SSD-201A 210	CD4011AD	COS/MOS	COS-278B	479	SSD-203A 55
CA3146H	LIC	CDL-820E	516	SSD-201A 534	CD4011AE	COS/MOS	COS-278B	479	SSD-203A 55
CA3183AE	LIC	CDL-820E	532	SSD-201A 210	CD4011AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3183E	LIC	CDL-820E	532	SSD-201A 210	CD4011AK	COS/MOS	COS-278B	479	SSD-203A 55
CA3183H	LIC	CDL-820E	516	SSD-201A 534	CD4012AD	COS/MOS	COS-278B	479	SSD-203A 55
CA3458S CA3458T CA3541D CA3541H CA3558S	LIC LIC LIC LIC LIC	CDL-820E CDL-820E CDL-820E CDL-820E CDL-820E	531 531 536 516 531	SSD-201A 501 SSD-201A 501 SSD-201A 429 SSD-201A 534 SSD-201A 501	CD4012AE CD4012AH CD4012AK CD4013AD CD4013AE	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	479 517 479 479 479	SSD-203A 55 SSD-203A 268 SSD-203A 55 SSD-203A 62 SSD-203A 62
CA3558T	LIC	CDL-820E	531	SSD-201A 501	CD4013AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3741CH	LIC	CDL-820E	516	SSD-201A 534	CD4013AK	COS/MOS	COS-278B	479	SSD-203A 62
CA3741CS	LIC	CDL-820E	531	SSD-201A 501	CD4014AD	COS/MOS	COS-278B	479	SSD-203A 68
CA3741CT	LIC	CDL-820E	531	SSD-201A 501	CD4014AE	COS/MOS	COS-278B	479	SSD-203A 68
CA3741L	LIC	CDL-820E	515	SSD-201A 545	CD4014AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3741S	LIC	CDL-820E	531	SSD-201A 501	CD4014AK	COS/MOS	COS-278B	479	SSD-203A 68
CA3741T	LIC	CDL-820E	531	SSD-201A 501	CD4015AD	COS/MOS	COS-278B	479	SSD-203A 73
CA3747CE	LIC	CDL-820E	531	SSD-201A 501	CD4015AE	COS/MOS	COS-278B	479	SSD-203A 73
CA3747CF	LIC	CDL-820E	531	SSD-201A 501	CD4015AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3747CH	LIC	CDL-820E	516	SSD-201A 534	CD4015AK	COS/MOS	COS-278B	479	SSD-203A 73
CA3747CT	LIC	CDL-820E	531	SSD-201A 501	CD4016AD	COS/MOS	COS-278B	479	SSD-203A 78
CA3747E	LIC	CDL-820E	531	SSD-201A 501	CD4016AE	COS/MOS	COS-278B	479	SSD-203A 78
CA3747F	LIC	CDL-820E	531	SSD-201A 501	CD4016AH	COS/MOS	COS-278B	517	SSD-203A 268
CA3747T	LIC	CDL-820E	531	SSD-201A 501	CD4016AK	COS/MOS	COS-278B	479	SSD-203A 78
CA3748CH	LIC	CDL-820E	516	SSD-201A 534	CD4017AD	COS/MOS	COS-278B	479	SSD-203A 84

Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page	Type No.	Product Line	Catalog	File No.	DATA- BOOK Vol. No. Page
CD4017AE	COS/MOS	COS-278B	479	SSD-203A 84	CD4036AE	COS/MOS	COS-278B	613	SSD-203A 181
CD4017AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4036AH	COS/MOS	COS-278B	517	SSD-203A 268
CD4017AK	COS/MOS	COS-278B	479	SSD-203A 84	CD4036AK	COS/MOS	COS-278B	613	SSD-203A 181
CD4018AD	COS/MOS	COS-278B	479	SSD-203A 89	CD4037AD	COS/MOS	COS-278B	576	SSD-203A 188
CD4018AE	COS/MOS	COS-278B	479	SSD-203A 89	CD4037AE	COS/MOS	COS-278B	576	SSD-203A 188
CD4018AH CD4018AK CD4019AD CD4019AE CD4019AH	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	517 479 479 479 517	SSD-203A 268 SSD-203A 89 SSD-203A 94 SSD-203A 94 SSD-203A 268	CD4037AK CD4038AD CD4038AE CD4038AH CD4038AK	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	576 503 503 517 503	SSD-203A 188 SSD-203A 159 SSD-203A 159 SSD-203A 268 SSD-203A 159
CD4019AK	COS/MOS	COS-278B	479	SSD-203A 94	CD4039AD	COS/MOS	COS-278B	613	SSD-203A 181
CD4020AD	COS/MOS	COS-278B	479	SSD-203A 99	CD4039AH	COS/MOS	COS-278B	517	SSD-203A 268
CD4020AE	COS/MOS	COS-278B	479	SSD-203A 99	CD4039AK	COS/MOS	COS-278B	613	SSD-203A 181
CD4020AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4040AD	COS/MOS	COS-278B	Prel.	SSD-203A 195
CD4020AK	COS/MOS	COS-278B	479	SSD-203A 99	CD4040AE	COS/MOS	COS-278B	Prel.	SSD-203A 195
CD4021AD	COS/MOS	COS-278B	479	SSD-203A 104	CD4040AK	COS/MOS	COS-278B	Prel.	SSD-203A 195
CD4021AE	COS/MOS	COS-278B	479	SSD-203A 104	CD4041AD	COS/MOS	COS-278B	572	SSD-203A 199
CD4021AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4041AE	COS/MOS	COS-278B	572	SSD-203A 199
CD4021AK	COS/MOS	COS-278B	479	SSD-203A 104	CD4041AH	COS/MOS	COS-278B	517	SSD-203A 268
CD4022AD	COS/MOS	COS-278B	479	SSD-203A 109	CD4041AK	COS/MOS	COS-278B	572	SSD-203A 199
CD4022AE CD4022AH CD4022AK CD4023AD CD4023AE	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	479 517 479 479 479	SSD-203A 109 SSD-203A 268 SSD-203A 109 SSD-203A 55 SSD-203A 55	CD4042AD CD4042AE CD4042AK CD4043AD CD4043AE	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	589 589 589 590 590	SSD-203A 208 SSD-203A 208 SSD-203A 208 SSD-203A 214 SSD-203A 214
CD4023AH CD4023AK CD4024AD CD4024AE CD4024AH	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	517 479 503 503 517	SSD-203A 268 SSD-203A 55 SSD-203A 114 SSD-203A 114 SSD-203A 268	CD4043AK CD4044AD CD4044AE CD4044AK CD4045AD	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	590 590 590 590 Prel.	SSD-203A 214 SSD-203A 214 SSD-203A 214 SSD-203A 214 SSD-203A 222
CD4025AD CD4025AE CD4025AH CD4025AK CD4026AD	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	479 479 517 479 503	SSD-203A 24 SSD-203A 24 SSD-203A 268 SSD-203A 24 SSD-203A 120	CD4045AE CD4045AK CD4046AD CD4046AE CD4046AK	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	Prel. Prel. Prel. Prel. Prel.	SSD-203A 222 SSD-203A 222 SSD-203A 224 SSD-203A 224 SSD-203A 224
CD4026AE	COS/MOS	COS-278B	503	SSD-203A 120	CD4047AD	COS/MOS	COS-278B	Prel.	SSD-203A 228
CD4026AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4047AE	COS/MOS	COS-278B	Prel.	SSD-203A 228
CD4026AK	COS/MOS	COS-278B	503	SSD-203A 120	CD4047AK	COS/MOS	COS-278B	Prel.	SSD-203A 228
CD4027AD	COS/MOS	COS-278B	503	SSD-203A 129	CD4048AD	COS/MOS	COS-278B	Prel.	SSD-203A 233
CD4027AE	COS/MOS	COS-278B	503	SSD-203A 129	CD4048AE	COS/MOS	COS-278B	Prel.	SSD-203A 233
CD4027AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4048AK	COS/MOS	COS-278B	Prel.	SSD-203A 233
CD4027AK	COS/MOS	COS-278B	503	SSD-203A 129	CD4049AD	COS/MOS	COS-278B	599	SSD-203A 237
CD4028AD	COS/MOS	COS-278B	503	SSD-203A 135	CD4049AE	COS/MOS	COS-278B	599	SSD-203A 237
CD4028AE	COS/MOS	COS-278B	503	SSD-203A 135	CD4049AH	COS/MOS	COS-278B	517	SSD-203A 268
CD4028AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4049AK	COS/MOS	COS-278B	599	SSD-203A 237
CD4028AK	COS/MOS	COS-278B	503	SSD-203A 135	CD4050AD	COS/MOS	COS-278B	599	SSD-203A 237
CD4029AD	COS/MOS	COS-278B	503	SSD-203A 140	CD4050AE	COS/MOS	COS-278B	599	SSD-203A 237
CD4029AE	COS/MOS	COS-278B	503	SSD-203A 140	CD4050AH	COS/MOS	COS-278B	517	SSD-203A 268
CD4029AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4050AK	COS/MOS	COS-278B	599	SSD-203A 237
CD4029AK	COS/MOS	COS-278B	503	SSD-203A 140	CD4051AD	COS/MOS	COS-278B	Prel.	SSD-203A 245
CD4030AD CD4030AE CD4030AH CD4030AK CD4031AD	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	503 503 517 503 569	SSD-203A 147 SSD-203A 147 SSD-203A 268 SSD-203A 147 SSD-203A 152	CD4051AE CD4051AK CD4052AD CD4052AE CD4052AK	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	Prel. Prel. Prel. Prel. Prel.	SSD-203A 245 SSD-203A 245 SSD-203A 245 SSD-203A 245 SSD-203A 245
CD4031AE	COS/MOS	COS-278B	569	SSD-203A 152	CD4053AD	COS/MOS	COS-278B	Prel.	SSD-203A 245
CD4031AH	COS/MOS	COS-278B	517	SSD-203A 268	CD4053AE	COS/MOS	COS-278B	Prel.	SSD-203A 245
CD4031AK	COS/MOS	COS-278B	569	SSD-203A 152	CD4053AK	COS/MOS	COS-278B	Prel.	SSD-203A 245
CD4032AD	COS/MOS	COS-278B	503	SSD-203A 159	CD4054AD	COS/MOS	COS-278B	Prel.	SSD-203A 249
CD4032AE	COS/MOS	COS-278B	503	SSD-203A 159	CD4054AE	COS/MOS	COS-278B	Prel.	SSD-203A 249
CD4032AH CD4032AK CD4033AD CD4033AE CD4033AH	COS/MOS COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	517 503 503 503 517	SSD-203A 268 SSD-203A 159 SSD-203A 120 SSD-203A 120 SSD-203A 268	CD4054AK CD4055AD CD4055AE CD4055AK CD4056AD	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	Prel. Prel. Prel. Prel. Prel.	SSD-203A 249 SSD-203A 249 SSD-203A 249 SSD-203A 249 SSD-203A 249
CD4033AK CD4034AD CD4034AE CD4034AH CD4034AK	COS/MOS COS/M(S COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	503 575 575 517 575	SSD-203A 120 SSD-203A 164 SSD-203A 164 SSD-203A 268 SSD-203A 164	CD4056AE CD4056AK CD4057AD CD4058AD CD4058AK	COS/MOS COS/MOS COS/MOS COS/MOS	COS-278B COS-278B COS-278B COS-278B COS-278B	Prel. Prel. Prel. Prel. Prel.	SSD-203A 249 SSD-203A 249 SSD-203A 254 SSD-203A 262 SSD-203A 262
CD4035AD	COS/MOS	COS-278B	568	SSD-203A 173	CH2102	PWR	SPG-201J	469	SSD-204A 544
CD4035AE	COS/MOS	COS-278B	568	SSD-203A 173	CH2270	PWR	SPG-201J	469	SSD-204A 544
CD4035AH	COS/MOS	COS-278B	517	SSD-203A 268	CH2405	PWR	SPG-201J	469	SSD-204A 544
CD4035AK	COS/MOS	COS-278B	568	SSD-203A 173	CH3053	PWR	SPG-201J	469	SSD-204A 544
CD4036AD	COS/MOS	COS-278B	613	SSD-203A 181	CH3439	PWR	SPG-201J	469	SSD-204A 544

	Product		File	DATA- BOOK			Product		File	DATA- BOOK	
Type No.	Line	Catalog	No.	Vol. No.	Page	Type No.	Line	Catalog	No.	Vol. No.	Page
CH3440 CH4036 CH4037 CH5320 CH5321	PWR PWR PWR PWR PWR	SPG-201J SPG-201J SPG-201J SPG-201J SPG-201J	469 469 469 469	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	544 544 544	CR324 CR325 CR331 CR332 CR333	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	60 60 60 60	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	344 344 344
CH5322 CH5323 CR101 CR102 CR103	PWR PWR RECT RECT RECT	SPG-201J SPG-201J THC-500B THC-500B THC-500B	469 469 84 84 84	SSD-204A SSD-204A SSD-206A SSD-206A SSD-206A	544 337 337	CR334 CR335 CR341 CR342 CR343	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	60 60 60 60	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	344 344 344
CR105 CR106 CR107 CR108 CR109	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	84 84 84 84 84	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	337 337 337	CR344 CR351 CR352 CR353 CR354	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	60 60 60 60	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	344 344 344
CR110 CR201 CR203 CR204 CR206	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	84 86 86 86	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	341 341 341	HC1000 HC1000H HC2000 HC2000H HC3000	HYB HYB HYB HYB HYB	PHC-600A PHC-600A PHC-600A PHC-600A PHC-600A	565 565 566 566 539	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	550 555 555
CR208 CR210 CR212 CR273/8008 CR274/872A	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	86 86 100 100	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	341 341 350	HC3100 HC4005 HC4005A HC4012 HC4012A	HYB HYB HYB HYB HYB	PHC-600A PHC-600A PHC-600A PHC-600A	564 571 571 571 571	SSD-204A SSD-204A SSD-204A SSD-204A SSD-204A	566 566 566
CR275/866A/ 3B25/3B28 CR280 CR301 CR302	RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B	100 86 60 60	SSD-206A SSD-206A SSD-206A SSD-206A	341 344	HC4015 HC4015A QR2900 QR2901 QR2902	HYB HYB RECT RECT RECT	PHC-600A PHC-600A THC-500B THC-500B THC-500B	571 571 —. —	SSD-204A SSD-204A SSD-206A SSD-206A SSD-206A	566 8 8
CR303 CR304 CR305 CR306 CR307	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	60 60 60 60	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	344 344 344	QR2903 QR2904 QR2905 QR2906 QR2907	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	- - - -	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	. 8 8 8
CR311 CR312 CR313 CR314 CR315	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	60 60 60 60	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	344 344 344	QR2908 QR2909 QR2910 QR2911 R47M10	RECT RECT RECT RECT RF	THC-500B THC-500B THC-500B THC-500B RFT-700K	- - - - 605	SSD-206A SSD-206A SSD-206A SSD-206A SSD-205A	. 8 . 8
CR316 CR317 CR321 CR322 CR323	RECT RECT RECT RECT RECT	THC-500B THC-500B THC-500B THC-500B THC-500B	60 60 60 60	SSD-206A SSD-206A SSD-206A SSD-206A SSD-206A	344 344 344	R47M13 R47M15	RF RF	RFT-700K RFT-700K	605 605	SSD-205A SSD-205A	

